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Abstract
A high performance standardized System-on-Chip (SoC) communication system has been 
developed as an embedded core. A high level synthesis of a Fibre Channel core has been 
realized tha t takes advantage of the performance advantages and specifications associated 
with the Fibre Channel protocol. A soft IP  core of a Fibre Channel port is presented in 
the form of a register transfer level (RTL ) descriptor language which can be implemented 
in arbitrary target technologies. A full-speed (1.0625 G H z  link clock) sign-off quality tape- 
out of the design in TSMC’s 0.18 fim  technology has been carried out using a design flow 
centered on the Cadence SoC Encounter platform.
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Chapter 1
Introduction
The continued successful advancement of micro-electronic integration [1] has allowed increas­
ingly complex and ambitious goals to be reached by designers. As feature sizes shrink even 
further and integration increases even more the amount of available computer power will 
be sufficient to replace entire systems with a single integrated chip: System-on-Chip (SoCT). 
This complexity has moved requirements traditionally associated with board level system 
design into the Application Specific Integrated Circuit (ASIC) design environment.
In addition to the added complexities of moving more functionality on-die, market pres­
sures have shortened the development cycles of A S IC  s. The result is chips with more 
abstract levels of functionality being fabricated in less time. This has led to the need for 
reusable circuits with known good functionality, or Intellectual Property Cores. Just as soft­
ware development has evolved from linear programs to functional/data oriented programs [2] 
hardware designers are moving to reusable cores and a top-down design and platform-based 
design[3] methodology.
1
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Silicore Wishbone ARM AMBA IBM CoreConnect
Figure 1.1: SoC Bus Architectures
1.1 M otivations: SoC Communications
Several standards have been adopted across the chip design industry for SoC  communi­
cations buses. Generally these standards revolve around a processor and its native bus 
requirements. Figure 1.1 shows the architectures for some common SoC  buses: IBM Core­
Connect, ARM AMBA and Silicore Wishbone. These bus systems vary in complexity and 
functional behavior significantly [4], and as such there is no obvious mechanism provided to 
allow a designer the freedom to intermix components designed for differing bus architecture. 
The existence of common peripheral devices, such as the universal serial bus, might be a 
way to interconnect systems; however, there are no established protocols for how this might 
be accomplished.
One of the inherent challenges which arises is tha t the communication protocol employed 
by a device is traditionally directly tied to i t ’s functionality. Since a block author is unlikely 
to know which applications will use the core this becomes a significant problem. The solution 
to this problem is simple: form must be separated from functionality, or put in another way, 
device connectivity should be separated from device function.
This problem has occurred and has already been addressed in the larger computing 
community: The result is Fibre Channel. If the Fibre Channel standard could be used and 
possibly expanded for a SoC  environment, then an industry wide common standard would 
be available which would allow for easy communications between various SoC  environments 
as well as with existing network and computing infrastructure. Being able to more easily
2
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Figure 1.2: Fibre Channel on Chip
inter-operate between cores in a heterogeneous environment would allow for much greater 
capitalization of the SoC  idea of re-usable blocks.
In order to have Fibre Channel communication be viable, it should be usable as a 
soft core which could be re-synthesized for any target technology. It is the goal of this 
thesis to show tha t the overhead of Fibre Channel on Chip is minimal compared to the 
functional value which is gained. The hardware required to implement Fibre Channel has 
been developed in register transfer level, RTL, code which can easily be ported to various 
technologies. To show tha t the timing requirements which Fibre Channel places on the 
target technology are achievable, a proof-of-concept implementation is presented in TSMC’s 
single poly-silicon six layer metal 0.18/am CMOS process.
This implementation will allow heterogeneous systems to communicate through a Fibre 
Channel link. This enables the possibility for the development of a FC-SOC  user level 
protocol standard for high performance SoC  applications, refer to figure 1.2. The first step 
is to be able to intermix heterogeneous SoC A S IC s  in such a way tha t data may flow 
between them, followed by the ability to have individual cores directly communicate across 
architecture boundaries.
3
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1.2 Thesis Overview
The thesis will start by giving a brief overview of the Fibre Channel standard. Following this 
a re-usable timing driven register transfer level design will be constructed and analyzed: The 
functional requirements of the standard will be coded into synthesizable code. The design 
will then be synthesized into a proof-of-concept tapeout, illustrating the ability for current 
technologies and design flows to realize Fibre Channel communications cores. In conclusion 
the achievements and limitations of design are discussed. The chapter organization of the 
thesis is as follows.
C hapter 2: F ibre C hannel C oncepts
This chapter starts with the goals of the Fibre Channel standard and how it is or­
ganized. A summary of the major functional requirements of the standard and the 
data structures which are used to implement tha t functionality is presented. The 
functional description includes an overview of how actual data  exchange may be man­
aged between nodes and ports and the mechanisms employed for data encoding and 
encapsulation.
C hapter 3: D esign  A rchitecture
The design of a synthesizable Verilog Fibre Channel port is shown. The design is 
divided in several functional blocks and implemented, detailing the functional re­
quirements of each block. A simple bus interface is presented along with a functional 
testbench for the Fibre Channel port.
C hapter 4: D esign  Im plem entation
A realization of the design is presented in a step-by-step manner. The challenges 
of logically synthesizing the design are discussed as well as technology requirements 
needed in order to meet the high speed timing requirements of Fibre Channel. A 
physical synthesis on TSM C’s 0.18pm single poly-silicon, six metal salicide CMOS 
process is shown; This includes mixed signal components required for a working pro­
totype.
4
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C hapter 5: C onclusions
A review of the thesis including technical achievements and enabling technologies. 
A discussion of required overhead associated with implementation and future de­
velopment possibilities for Fibre Channel based performance System-on-Chip inter­
operability.
The appendices of the thesis contain all of the source code to re-implement the design and 
to reproduce the presented simulation data. The material does not include any generated or 
intermediate files, rather, instructions/commands are given to allow the reader to recreate 
intermediates as desired.
The nomenclature which will be used throughout the thesis is as follows:
• Commands and code are in ty p e w rite r  typeface.
• Industry terms and abbreviations are in slanted typeface.
• Terms specific to this thesis and simulation/file references are in emphasized,/ italicized 
typeface.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Chapter 2 
Fibre Channel Concepts
This chapter will focus on the design goals of the Fibre Channel standards set. An overview 
of the relevant Fibre Channel topics is presented. Fibre Channel is an integrated set of 
protocols developed by ANSI for managing data flow. Fibre channel aims to combine 
traditional storage inpu t/ou tpu t (I/O ) with network functionality. It does not have a native 
command set, as such it is used for providing an additional layer of abstraction for high 
performance connectivity not for specifying functional behavior. Fibre Channel connections 
are serial links which support a large number of heterogeneous nodes connected via a variety 
of topologies.
Fibre channel links may be established using both electrical and optical media, depend­
ing on the project requirements. All Fibre Channel communication consists of a high speed 
serial link with one transm it and one receive port. A Fibre Channel network is defined as 
two or more interconnected Fibre Channel nodes(identified by a unique Node Marne). A 
node may be anything from a mass storage device to a host bus adapter or an integrated 
system. Each node has one or more Fibre Channel ports (referred to as a Nx^port).
6
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Figure 2.1: Fibre Channel Topologies
2.1 Fibre Channel Topology
A variety of different topologies are supported by the Fibre Channel standard, including: 
point-to-point, arbitrated loop and switched fabric, illustrated in figure 2.1. This covers 
all standard communication topologies except shared local bus. One of the original focuses 
of Fibre Channel was to overcome the problems associated with network attached storage 
(NAS), and as such deals with the complexities of relatively large scale distributed systems, 
not System-on-Chip A SIC  design.
Common implementations for the switched fabric topology[5],[6],[7] include storage area 
networks (SANs) and high performance cluster interconnects. It is these environments which 
take the most advantage of the advanced network functionality available in the standard. 
As such, the Fibre Channel switched fabric could be considered as a high performance 
replacement for protocols like Ethernet.
The arbitrated loop topology[8],[9] (FC-AL) is a much simpler functional implementation 
which is usually used for attaching smaller devices to a single Fibre Channel node or to a 
fabric. Since the arbitrated loop is simpler to implement, the overhead cost is very low.
7
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2. F IB R E  C H AN N EL C O N C EPTS
The typical example of a device which uses FC-AL  is a hard drive[10] .
The point-to-point topology is considered as a special case of the switched fabric. In 
this arrangement it is possible for designers to assume certain functional characteristics of 
the attached node which would not be appropriate in the general case.
2.2 Protocol Stack
The protocol stack which is used is different from the traditional Open Systems Interconnect 
(OSI) reference model1 [11]. Fibre channel is defined in five levels; from zero to four. These 
levels define Fibre Channel from physical characteristics to user level protocols ( ULP’s), such 
as SCSI[ 12] or IP[13]. The different levels maintain a modular architecture by isolating the 
behavior of each level.
FC-O: This is the lowest level. It specifies physical interfaces including both optical and 
electrical signal requirements. Additionally, the physical connector form factors and 
packaging requirements are handled at this level.
FC -1: This level specificies data encoding (8b/10b), Ordered Set specifications and link 
control protocols.
FC -2: This level introduces most of the more advanced Fibre Channel features, including 
exchange and sequence management, data framing and flow control mechanisms.
FC -3: This level includes common services which are optionally available to various user 
level protocols. These might include data encryption, compression, striping, mirroring 
or translation of some form.
FC -4: This level includes all of the user level protocol mappings. These mappings translate 
the application specific command set into data  streams which are manageable via a 
Fibre Channel link. Some common protocol mappings include: SCSI-FP2 (SCSI-3
1This is a  seven layer model which deals w ith connecting open com puter networks, w ith th e  top level 
being the application down to  the  bo ttom  level being the physical; e.g. T C P /IP  over ethernet
8
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Figure 2.2: Fibre Channel Documentation Hierarchy
mapping), FC-SB-2 (Single-byte Command Code Set 2 mapping), FC-AE (Avion­
ics environment mapping), FC-AV (Audio-Video mapping), FC-IP (Internet protocol 
mapping).
2 .2 .1  D o c u m e n ta tio n  H ierarch y
Since the Fibre Channel set of standards encomposses such a large set of specifications 
it is necessary to breakup the documentation for these standards in a reasonable way. A 
documentation hierarchy is presented in figure 2.2 which shows some of the more popular 
Fibre Channel standards and how they are interrelated.
2.3 Fibre Channel D ata Organization
Fibre Channel organizes data  into various logical structures. These are defined in the FC-FS 
standard, functional levels one and two. The level-two functional specification specifies how
9
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2. F IB R E  C H A N N E L C O N C EPTS
user level protocol data is broken into smaller units and multiplexed down the serial link. 
The manner in which data is organized is such tha t a higher level process is not required 
to have knowledge about the specifics of the lower level requirements. Below is a list of 
hierarchal data  organization from ULP down to character encoding.
E xchange: A Fibre Channel Exchange exists between two nodes after link level login 
negotiation is complete. Exchange count, identification and initiative are used by 
the level-two functional implementation to identify various U LP s which are com­
municating between the nodes: e.g. Two nodes might share a single Fibre Channel 
link for both SCSI-3 disk I /O  and for network connectivity via Internet Protocol. 
Whichever node has the exchange initiative is the node initiating the interaction. Ini­
tiative is transfered between the nodes as determined by the node currently holding 
the exchange initiative. Each data transfer is done by starting a new Fibre Channel 
sequence.
Sequence: When a port receives data to transm it, a sequence is started. The sequence 
consists of one or more Fibre Channel frames. Depending on the class of service 
which is being used to transm it the data, in-order frame delivery is not guaranteed. 
It is up to the sequence management to determine tha t all data frames have been 
correctly received and to reconstruct the data before it is passed to the ULP. This 
can be particularly challenging if the Node in question has multiple ports and supports 
multiple classes of services on those ports. An entire sequence is considered corrupt 
and to be discarded if a single data frame is corrupt or missing form the sequence.
F ram e: The Fibre Channel frame is a variable length datagram. There are two types 
of data frames: ULP data and extended link service frames. All ULP data must 
be encapsulated within a frame. The data framing and de-framing is dependent on 
the class of service being employed. The extended link service frames are used by the 
exchange and sequence management to negotiate and maintain the link characteristics. 
Once a data frame is being transm itted it cannot be interrupted: All inter-frame 
signaling must be suspended until frame transmission is complete.
10
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RD
Transmit
Figure 2.3: 8b/bl0 Character Encoding
Transm ission W ord: The Fibre Channel transmission word is the smallest data unit 
which may be sent over a valid link. Each word is a 40 bit encoded piece of data. 
Transmission words may be either data words or Ordered Sets. D ata words are only 
valid when transm itted within a frame. Frame boundaries and inter-frame signals are 
specified by Ordered Sets.
Transm ission Character: All data is encoded via 8b/10b encoding. Eight bits of data 
are encoded into ten bit transmission characters. This encoding, among other things, 
allows for the embedding of control signals into the data stream while maintaining a 
constant data bit rate on the Fibre Channel link.
The data types required for implementing the FC-FS standard are examined in more 
detail in the following sections.
2 .3 .1  T ra n sm iss io n  C h a ra cter  E n co d in g
There are two types of transmission characters: data and control. D ata words are referred 
to as D-words and control words as K-words. Additionally, each word is given a name based 
on sub-blocks. It is these sub-blocks which will be used to calculate the running disparity. 
The first sub-block is defined as bits abcdei and the second sub-block is defined as bits fghj 
of the encoded character. Figure 2.3 symbolically shows this operation. Notice tha t the 
standard has re-ordered the intuitive order of the alphabetic bit index.
The K-signal is generated by FC-2 functionality in order to specify tha t the current word 
is to be encoded as a control word. The running disparity is generated by FC-1 functionality 
twice for each word to be encoded or decoded. The encode and decode running disparities,
11
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2. F IB R E  C H A N N E L CO N C EPTS
used in the transm it and receive ports of a Fibre Channel port respectively, are independent 
values and are not related to one another.
It is the current value of the running disparity which is used to calculate the encoded 
transmission character and to generate the running disparity at the beginning of the next 
character. The running disparity is calculated one sub-block at a time. The running dis­
parity at the end of a sub-block is the running disparity at the beginning of the next. The 
running disparity calculations performed for each sub-block are shown below.
Positive
Sub-Block 1: i i
E f t  > J 2 B l  or £«*_*= 000111
I —a I=za
Sub-Block 2:
=  7 or B f ^  = 0011
l = f  i = f
N egative
Sub-Block 1: i i
E f t  or B a^ i  =  111000
I= a  1= a
Sub-Block 2:
3 3
E f t < E ^  or B f - ^ j  =  1100 
i = f  i = f
U nchanged
Sub-Block 1: i i
Eft = Eft
J = a  I —a
Sub-Block 2:
3 3
2 > ,  = E f t
l = f  i = f
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1 O rd e re d  S H
N o n -F il l  W o id
Figure 2.4: Transmission Word Hierarchy
2 .3 .2  T ra n sm iss io n  W ord s an d  O rdered  S e ts
The hierarchy for the types of transmission words and ordered sets is shown in figure 2.4. 
Ordered sets are differentiated from data words, known as K-words. There are four types 
of ordered sets. No ordered set may be transm itted within a frame boundary. Ordered set 
generation is done within Fibre Channel level 2.
1. Frame Deliminators. These are used to identify the beginning and end of frame dat, 
on the link.
2. Fill Word. This is a type of primitive signal which is used to keep the link active when 
no other data is required to be sent.
3. Non-Fill Word. This is a type of primitive signal which is used to communicate basic 
flow control information.
4. Primitive Sequence. These ordered sets are used for link initialization and mainte­
nance.
2 .3 .3  F ib re  C h a n n e l F ram es
All ULP data is encapsulated into a data frame before it is encoded. All data is padded 
with up to three zero-bytes to  fit into a full word evenly. Framing is computed at level 2 
of the implementation, requiring knowledge of the specific class of service and flow control 
mechanisms/sequence management being used. Figure 2.5 shows the structure of a Fibre 
Channel frame.
13
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1
Word
6 up to 528 1 1
■" Words *" Words *■ Word Word
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Figure 2.5: A Fibre Channel Frame
Frame Header Field Size in Bytes Description
R_CTL 1 Routing Control
D JD 3 Destination Identification
CS_CTL 1 Class Specific Control and Priority Information
S_ID 3 Source Identification
TY PE 1 D ata Structure Type
F.CTL 3 Frame Control
SEQ.ID 1 Sequence Identification
DF.CTL 1 D ata Field Control
SEQ.CNT 2 Sequence Count
O X JD 2 Originator Exchange Identification
R X JD 2 Responder Exchange Identification
Parameter 4 Context Sensitive Condition Parameters
Table 2.1: Fibre Channel Frame Header Content
All receive buffers in a Fibre Channel link must be large enough to accommodate an 
entire data frame. Since all ports within a network might not have enough R A M  to support 
the maximum frame size of 2152 bytes, the maximum frame size which will be used by a 
link must be negotiated when the link is created. Since there is overhead associated with 
sending a frame (36 bytes), maximum link efficiency is reached when the payload for each 
frame is as large as possible.
The contents of the frame header are summarized in table 2.1. This information is used 
to identify which class of service the frame belongs to, who the frame is intended for, who 
sent it and other sequence and exchange information required in order to reconstruct the 
data before it is handed off to the ULP. Information in the header is supplied by the FC-2 
protocol processing.
A cyclic redundancy check (CRC) is performed on each frame as an additional safe 
guard to detect data corruption. The check is 32-bit and is done on every byte within 
the frame, including header and excluding deliminators. Fibre channel employs the same
14
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CRC-32 polynomial as Fibre Distributed D ata Interface Media Access Control[14]. The 
polynomial is:
X 32 +  X 26 +  X 23 +  X 22 +  X\q  +  X 12 +  X \\  +  X 10 +  X$ +  X 7 +  X§ +  X 4 +  X 2 +  X i  +  1
The subscripts designate the bit within each word, where bit 32 corresponds to the most 
significant bit and bit 1 corresponds to the least significant bit.
2.4 Flow Control
Fibre Channel uses two types of flow control: End-to-end flow control, and buffer-to-buffer 
flow control. These two mechanisms operate independently and require no special knowledge 
about each other’s current working state. The idea of credit is used for the flow control 
mechanics. There is one type of credit for each flow control mechanism: buffer-to-buffer 
credit and end-to-end credit. These two mechanisms are summarized below.
Buffer-to-Buffer F low  Control
This is a low level form of flow control used to ensure tha t datagrams are not dropped or 
lost during transmission. This scheme ensures tha t any two Nx^Ports with an established 
link will only send data  to one another when there is enough buffer space on the remote port 
to store frame. This effectively manages congestion on the Fibre Channel network by con­
trolling the rate at which frames are introduced into the Fibre Channel fabric. Performance 
implications associated with buffer-to-buffer credit is discussed in section 3.0.1.
Buffer-to-buffer flow control works on a per frame basis. During port login, after link 
initialization protocol completes, the number of available buffers and the maximum size 
supported by the buffers is negotiated. It is up to the transm itting port to ensure tha t the 
receiving port has an available buffer to hold the next frame in the transm it queue. It is 
assumed tha t the entire buffer is utilized even if the frame in question is smaller than the 
available space.
The receiving port will transm it a R -R D Y  primitive signal once data has been success­
fully passed to the user level process and the associated buffer has been marked as re-usable.
15
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It is up to the transm itting port to monitor for R -R D Y signals and take appropriate action. 
If no buffers are available on the remote port, the frame must be queued until a time when 
it is ready.
End-to-E nd Flow  C ontrol
As the name implies this type of flow control is carried out between the originator and 
final destination node on the Fibre Channel network. End-to-end credits, EE.Cred, are ac­
counted for between specific nodes, meaning tha t each node-to-node connection will require 
a separate end-to-end credit cache. These credits are managed using extended link services 
frames: ACK_0 and A C K A  frames.
When a frame is acknowledged SEQ-CNT  is used within the acknowledge frame. This 
allows the node to know the status of the sequence in addition to the EE^Cred of the 
connection. The exact details of how credits are accounted for are specific to the class of 
service. As such this level of functionality is more readily implemented with embedded 
software over a pure hardware solution.
2.5 Classes of Service
Classes of services are delivery options which allow the standard to support a large number 
of different applications. In order for two Nx-Ports to exchange data  they must share 
at least one class of service; though not every Nx-Port is required to implement every 
class of services. This level of functionality will entirely rely on embedded firmware for 
implementation as it is network oriented and therefore difficult to  hardwire. A brief overview 
of the available classes follows.
Class 1: Dedicated Connection: The simplest class of service, this class allows communica­
tion exclusively between two Nx-Ports. If the ports are connected by a fabric then the 
fabric allocates a circuit connecting the two ports and the connection is retained until 
either port term inates the connection. The two ports have a guaranteed transmission 
latency and 100% of available bandwidth is reserved. All frame delivery is done in
16
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order with confirmation of delivery.
The intermix option to class 1 allows interleaving of class 2 and class 3 frames during an 
established connection. If a fabric is present it must have enough buffering capability 
in order to ensure bandwidth for class 1 frames during delivery of class 2 or 3 frames.
C lass 2: Multiplexed Connectionless: A more network oriented class of services, this class 
is connectionless and allows communication with multiple Nx-Ports at the same time. 
Confirmation of delivery is done, however no bandwidth is guaranteed. Each frame 
is routed individually if a fabric is present. As such frames may be delivered out of 
order, it is up to each node to re-assemble received frames within a sequence in the 
correct order.
C lass 3: Connectionless Datagram: Similar to class 2 service, this class is connectionless 
and allows communication with multiple Nx-Ports. Frames may be delivered out of 
order, and if a fabric is present each frame may be routed individually. There is no 
confirmation of delivery with ths class, therefore, if a frame is discarded no notification 
is sent to either Nx-Port.
C lass 4: Virtual Circuits: This class of service is connection oriented. Two Nx^Ports es­
tablish a bi-directional virtual circuit based upon desired Quality of Service, QoS, 
parameters such as guaranteed bandwidth and allowable latency. This class of ser­
vice requires a fabric to establish and maintain the virtual circuit. Buffer-to-Buffer 
flow control is handled by the fabric and end-to-end flow control is handled by the 
Nx^Ports. Circuits may be placed in a dormant state when there is no activity without 
terminating the circuit connection.
Frames from classes 2 and 3 may be interleaved with this services, however, class 4 
frames will have transmission priority, not withstanding frames already in progress. 
Class 4 buffer-to-buffer acknowledgment is done with V C JID Y  instead of R J iD Y  
primitive signals.
C lass 6: Multicast Connection: This services requires a fabric and provides dedicated
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connections from a single Nx-Port to one or more Nx-Ports. Connections are started 
and term inated by the initiator port and maintained by the fabric. This class functions 
similar to class 1 with respect to flow control mechanisms: End-to-end flow control is 
done normally, however, buffer-to-buffer flow control is only carried out for a class 6 
connection-request frame.
This chapter summerizes some of the im portant Fibre Channel concepts necessary for 
implemenation of of a Fibre Channel port. The following chapter will focus on coding and 
design of the hardware required for implementing the Fibre Channel standard on-chip.
18
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Chapter 3
Design Architecture
The focus of this chapter is the structure and organization of the Fibre Channel port and 
how it relates to  the hardware descriptor language implementation. The implementation 
itself is constructed entirely of register transfer level Verilog code. The Verilog code may 
be found in appendix A. Simulation information, scripts and testbenches may be found in 
appendix B.
In order to meet the demanding timing requirements of a full speed Fibre Channel 
port, the design is implemented in a heavily pipelined way. This is especially important 
since the goal is to have a technology independent intellectual property block which must 
be synthesized. In order to allow the software tools as much “slack” as possible, thereby 
making logical and physical synthesis more readily obtainable, data paths should be kept as 
short as possible. This will inevitably lead to more sequential cells (registers and latches) in 
the design and duplication of some logic. This overhead is relatively small when compared 
to the overall size of the circuit.
Some of the design principles which were used in writing the code include:
• Minimize the number of signals which cross clock-domain boundaries: these signals 
are difficult to analyze accurately during timing analyses and therefore difficult to
19
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synthesize.
• Avoid negative clock edge triggered logic where possible. Most cell libraries have poor 
support for the types of components which are required to implement this.
• Clearly differentiate between combinational logic and sequential logic: This makes the 
code much more maintainable.
• Finite state machines are output encoded with registered outputs1. This is an easily 
synthesized coding style which uses fewer flip-flops than equivalent styles of FSM 
encoding.
• Keep different processes (always blocks) as small as possible, i.e. isolate combinational 
logic from one another thereby reducing timing interdependencies during simulation. 
This makes code easier to debug and synthesize.
• Number of pipeline stages within a module should be the same regardless of internal 
module state: Debugging pipeline latencies across multiple module boundaries is very 
time consuming.
3 .0 .1  F C -P o r t  P er fo rm a n ce
The data transfer rate obtainable by a Fibre Channel link can be measured as a function of 
frame size with respect to the clock frequency of the link. Assuming tha t link level negotia­
tions are completed successfully and tha t there is no data corruption within the connecting 
media, the maximum achievable data transfer rate is shown below. The control word over­
head will be highly dependent on the status of the current exchange and the number of user 
level processes running on the specific node/port.
1Por a more com plete discussion of synthesizable finite sta te  machines refer to  Cummings[15]
20
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If potential data corruption within the link is taken into account, the frequency of the 
link clock would not correspond with the raw bits/second transfer rate. Additionally, the 
overhead associated with re-transmission would be highly dependent on the distribution of 
the bit corruption, making it difficult to formulate a general effective transfer rate. Given 
tha t the Nx-Ports in question support the maximum buffer size for frames and tha t only 
a single exchange is utilizing the port, the theoretical data transfer rates for a full speed, 
typically referred to as 100 M B / s  in the literature, dedicated connection would be given 
by:
1062 500 000 6/s 4 1584 BRate =    — x -  x
8 6 /5  5 15845 +  2 4 5  +  2 4 5
=  103125 000 5 / s
=  98.35 M B / s
In addition to the raw transfer capability of information between two ports, a major 
overall performance factor is the relationship between buffer credit and frame streaming 
rate. Link utilization can be greatly affected by delays associated with response times from 
the remote port with respect to buffer credits. This is especially true if the physical delay 
of the signal during transmission is large. In order to design a system which fully utilizes 
the Fibre Channel link, the optimal buffer-to-buffer credit value may be calculated.
^  (Round T rip  T im e) +  (Port Delay)
F  rame T  ransm ission  T  im e
21
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Where,
R o u n d T rip T im e  = ^'lze _|_ W ire Delay
Rate
Port Delay =  Receive Latency +  Processing Delay
F ra m eT ra n sm iss io n T im e  =  ^  ^  S ’ze ^  T ransm ission  Latency
Rate
Very large Fibre Channel environments may have cable lengths in the range of tens 
of kilometers with considerable overhead associated with frame processing; in the range of 
hundreds of microseconds. In these environments the number of desirable frame buffers may 
be very large, i.e. twenty or more. However, in a System-on-Chip context the amount of 
RAM resources are much more limited. Fortunately the delay times for frame transmission 
and processing should also be much less.
Given tha t the actual transmission delay is within the one microsecond range, it is possi­
ble to derive the relationship between the port processing delay and the buffer requirements 
of the port. Using the data transfer numbers calculated for a full speed connection, and 
assuming the maximum frame content size of 2112 bytes, the number of buffer credits may 
be related to the maximum allowed processing delay for full link utilization. This design has 
implemented two receive buffers, each capable of holding the maximum 2112 byte frame; in 
other words a buffer-to-buffer credit value of two. This gives a target processing delay of 
no more than:
Processing Delay — 76.77gs
Processing delays which exceed this time will result in unutilized bandwidth and may 
result in link congestion if the data transm it rate is high. Other RAM resources which are 
used include the transm it buffer (2112 bytes) and an internal cache of 256 control words.
22
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Figure 3.1: Fibre Channel Port Architecture
3.1 A Fibre Channel Port
The goal of providing a descriptor level Fibre Channel HDLC-like[16] communication port 
for System-on-Chip requires the implementation of levels FC -l and parts of FC-2. The 
physical parameters (FC-0) must be left to the specific implementations and are not re­
usable across technologies or implementations.
Since the specification of FC-2 includes a very broad set of available functionality it is 
not feasible to suggest a full implementation for an application specific SoC design. If some 
of the more advanced network oriented features are desired in the final design it would be 
more logical to implement them  with an on-chip processor and associated firmware. The 
functional architecture of the port is shown in figure 3.1.
23
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3. D E SIG N  A R C H IT E C T U R E
13 cycle la tency  
106.25 M H z clock
2 cycle la ten c y
1.0625 G H z  clock
R ecieve
B u ffe r






D e te c t
F o u r
C ycle
M ac h in e
Transmit Receive
Word Buffer
Processing B SB hL Control
T ra n s  m i 
B u ffe r
1 cycle 5 cycle
la ten c y la ten c y
1.0625 106.25 M H z
G H z clock clock
20  cycle la tency  
106.25 M H z clock
Figure 3.2: Fibre Channel Port Data Flow Timing
3.2 Design Partitioning
In order to break the very large problem in implementing the Fibre Channel standard into 
more reasonable pieces, the design was split into several functional partitions. These can 
be seen in figure 3.1 which shows the FC-Port architecture tha t has been implemented.
There are several modules which may be optionally disabled in the port. These modules 
implement level two functionality which may be also be implemented in firmware depending 
on design requirements. However, the inclusion of these functional blocks is intuitive to the 
operation of the port and makes for a more efficient implementation.
In addition to functional partitioning, it is also necessary to consider the data flow 
requirements. As a communications interface circuit, continuous data through put must 
be possible on both transm it and receive components of the design. However, the central 
control state machine for the port and the interface to the rest of the system is not data 
driven in this manner. Figure 3.2 shows the timing latencies and dataflow of the receive 
and transm it ports with respect to the the Fibre Channel port finite state machine.
The central state machine works on a four cycle system. The transmission word pro­
cessing and state transmission logic always occur at the same time, with respect to circuit 
reset. The receive word processing and receive buffer control cycles execute only once every 
four cycles, however, since it is not possible to predict when a transmission character will 
be received/decoded the exact cycle within the four cycle machine is arbitrary.
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3.2 .1  P o r t  F in ite  S ta te  M a ch in e
This is the central control logic for the Fibre Channel port, including: Link-level negotiation 
logic, transm it and receive data sequencing, receive buffer control and system interface logic. 
The Fibre Channel port states are defined within the framing and signaling standards 
document, level 2 functionality, and are summarized in table 3.1. These states are used by 
the Fibre Channel port during the various link level protocols. Implemented protocols are:
1. Link reset protocol. This protocol is performed during: connection recovery; link 
timeout; buffer-to-buffer overrun.
2. Link initialization protocol. This protocol is performed on: power-on; internal reset; 
off-line port becomes online.
3. Link online to off-line protocol. This protocol is used whenever the port is to gracefully 
disconnect, ie. power-off.
4. Link failure protocol. This protocol is carried out under the following conditions: a 
Loss-of-Synchronization for a time greater than the receive-transmit timeout value; 
Loss-of-Signal in any state other than an off-line state; a link reset protocol timeout 
error is detected.




Active state; the port enters active state after the completion 
of link reset protocol. In this state the port may receive and 
transm it primitive signals and sequences as well as frame 
data.
Transmit link reset sub-state; this state is entered by the 
port in order to initiate the link reset protocol. In this state 
the port does not process any received frame data, nor does 
it transm it any frame data.
Link reset receive sub-state; the port enters this port upon 
receiving an LR primitive signal.
25
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Link reset receive receive sub-state; this state is entered 
upon reception of the LRR primitive signal.
NOS receive sub-tate; this state is entered by the port when 
a NOS primitive signal is received.
NOS transm it sub-state; the port enters this state when a 
link failure is detected.
OLS transm it sub-state; in this state the port transm it the 
OLS primitive signal for a minimum period of 8 milliseconds. 
OLS receive sub-state; this state is entered upon the recep­
tion of an OLS primitive.
Wait for OLS sub-state; when a Loss-of-Signal or a Loss-of- 
Synchronization for greater than the receive transm it time­
out value is detect the port enters this state.
Table 3.1: Fibre Channel Port State Summary
3 .2 .2  T ra n sm it Q u eu e
Since all data must be sent over the same serial link, one of the more im portant functional 
parts of a Nx-Port is the ability to multiplex frame data and signaling data in an appropriate 
manner. The timely delivery of acknowledgment frames and ordered sets is crucial for the 
flow control mechanism to function effectively. The code for this module is in file fc- 
txqueue.v, appendix A.
Data is loaded into the transm it buffer in a push-pull manner from the higher level 
modules. The transm it buffer must be large enough to accommodate an entire frame: up 
to 528 data words, 6 header words, 1 CRC-32 word and a start-of-frame and end-of-frame 
word. The frame data is sent to the transm it port module once the transm it enable line is 
activated from the central port finite state machine and flow control conditions for the link 
have been satisfied.
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Pin Name W idth Direction Description
clock 1 Input 106.25 MHz system 
clock
reset 1 Input System reset signal
enable 1 Input Enable Transmit 
Queue operation signal
bufferAddr 10 Input Transm it Frame buffer 
address lines
txD ata 32 Bi-Dir. TVansmit frame data  
lines
txdone 1 Input Buffer load complete 
signal
txenable 1 Input Enable request for data  
load operation
enabieCRC 1 Input Enable CRC Calcula­
tions for frame data
outZ 1 O utput Control word signal
txout 32 O utput D ata word to  be en­
coded and transm itted
qstate 3 O utput Transm it Queue status 
register
Figure 3.3: Transmit Queue I/O Description
loaded into the frame buffer, however, it is up to the user level protocol processor to ensure 
tha t there is no discontinuity in the frame data during the load operation. As an application 
note, this implies th a t all other interrupts in the system are masked once the data load 
operation has started.
The necessity for a signal cache comes from the fact tha t we may not interrupt a data 
frame in transmission in order to send an ordered set or sequence management frame. As 
a result, all control signals must be cached until frame transmission is completed.
This is also the module which implements the data  framing functionality required by 
F C -l[17]. Since the data  framing requires knowledge about the class of services which is 
being used, in addition to information about the exchange management state, the module 
needs some “hints” from the FC-2 protocol processor in order to function correctly. This 
processing help must be balanced by the fact tha t it would be undesirable/infeasible to have 
the higher level modules require knowledge about the link level running disparity; which 
must also be accounted for during the framing procedure.
27
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3. D E SIG N  A R C H IT E C T U R E
Start of Frame End of Frame
Description Deliminator Macro Description Delim inator Macro
Connect Class 1 e_sofcl (000001) Normal e_eofnn (010010)
Circuit Activate Class 4 e_sofc4 (001000) Term inate e_eoftn (001100)
Initiate Class 1 or 6 ejsofil (000010) Disconnect Invalid e_eofdtin (010110)
Initiate Class 2 e_sofi2 (000011) Deactivate Invalid e_eofdtin (010110)
Initiate Class 3 e_sofi3 (000110) Abort e_eofan (010000)
Initiate Class 4 e_sofi4 (001001) Remove Invalid e_eofrtn (011000)
Normal Class 1 or 6 e-sofnl (000100) Invalid e_eofnin (010100)
Normal Class 2 e_sofn2 (000101)
Normal Class 3 e_sofn3 (000111)
Normal Class 4 e_sofn4 (001010)
Fabric e-soff (001010)
Table 3.2: Frame Deliminator Macros
The compromise which has been implemented requires the FC-2 protocol processor to 
insert a macro code corresponding to the necessary data frame type into the data stream 
that is past to the port module. The framing circuit will interpret the macro codes and 
generate the appropriate type of frame deliminators. The macro definitions are in the file 
fc-macros.v, appendix A. A summary of the implemented macro codes is found in table 
3.2. The current macro format utilizes 6 bits of the available 32 bits, which are stored in 
big endian format in the least significant available bits. If the transm it queue encounters 
an unknown macro, it simply passes through to the transm it port w ithout any decoding.
Additionally, the calculation of a cyclic redundancy check, CRC-32, for frame data may 
also be computed at this stage. In order to ensure tha t the calculated CRC value is correct 
the enable CRC line must remain asserted throughout the entire frame data load operation. 
The calculated value will over-write the last data word which is supplied to the module 
before the end of frame macro code.
3 .2 .3  T ra n sm it P o r t
The transm it port is responsible for the character encoding of the data into transmission 
characters. Once data is given to the transm it port, the processing latency of the transm itter
28
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Figure 3.4: Transmit Port I/O Description
is constant. This ensures tha t there is no “silence” on the link.
The most critical calculation performed in this module, in terms of timing, is the running 
disparity calculation; as a new running disparity must be available for each transmission 
word segment. As a result this calculation cannot be pipelined, unlike the actual byte to 
character encoding which may be handled in multiple clock cycles for easier implementation. 
Transmit port latency is not a great concern as long as data throughput is maintained.
This module contains two clock domains, similar as the receive port module. Communi­
cation between the two clock domains is kept as small as possible in order to ensure proper 
synthesis and accurate timing analysis. The inter-clock domain signals in the transm it port 
are a slightly simpler implementation than the ones in the receive port. For a more complete 
discussion of how this is handled refer to section 3.2.5.
3 .2 .4  R e c e iv e  B u ffer  C o n tro l
The receive buffer control module is responsible for storing incoming frame data into 
local RAM. Additionally, it has the capability to check the CRC-32 values of frames which 
are received. The buffer select output lines show which local caches currently contain a 
received frame. The level 2 protocol processor can select which buffers to address and 
which buffers are marked as re-usable via the buffer control input lines. Whichever buffer 
is selected may be directly addressed using the input address lines, with the corresponding
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Pin Name W idth Direction Description
clock 1 Input 106.25 MHz system 
clock
reset 1 Input System reset signal
bufferCtl 6 Input Receive buffer control 
signal lines
enabieCRC 1 Input Enable CRC checking 
on frame data
rdata 32 Input Received framed data  
word from Rx port
addr 10 Input Address lines for FC-2 
frame data  interface
data 32 O utput Received word data  
lines for FC-2 Interface
bufSel 2 O utput Buffer select state sig­
nal lines
crc_error 1 O utput CRC error signal
Figure 3.5: Receiver Buffer Control I/O Description
data being asserted on the output receive word data lines. There is a two cycle latency for 
data from the supplied address to be valid.
It is im portant th a t the FC-2 protocol processor is timely in flushing the port receive 
buffers. If a start of frame is detected by the central FSM and no receive buffers are marked 
as available then the data transfer in the link will stall.
3 .2 .5  R e c e iv e  P o r t
The receive port is responsible for several im portant functional requirements: D ata de­
serialization, data alignment (bit, character and word), Loss-of-Synchronization detection 
and data decoding. As a result, this module is the most complex module in the design, 
both in terms of functionality and timing. The code for this module may be found in file 
fc-portrx.v, appendix A.
Structural components im portant to the data flow are shown in figure 3.7. The most 
complex circuit which must be evaluated in the 1.0625 G H z  clock domain is the comma 
detect logic. This logic block might be the limiting factor as to whether or not a specific 
target technology is suitable for synthesis of the Fibre Channel port. At first glance, it might 
seem that a running disparity must be calculated within this clock domain as well; however, 
knowledge of the 8b/10b encoding scheme and Fibre Channel control words reveals that if
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Pin Name W idth Direction Description
clock 1 Input 106.25 MHz system 
clock
fclock 1 Input 1.0625 GHz link clock
reset 1 Input System reset signal
in 1 Input Link input da ta  stream
data_out 32 O utput Received word data  
lines
Z 1 O utput Control word signal
err 1 O utput Decode error signal
LOS 1 O utput Loss-of-Sync. signal
recWord 1 O utput Received word signal
Figure 3.6: Receive Port I/O Description
a link is in a Loss-of-Synchronization state, then all valid transmission characters must end 
with a negative running disparity. As a result the only character recognition which must be 
performed is for the negative running disparity situation. This fact greatly eases the timing 
requirements of the design.
It is implied[18] tha t there are two ways to achieve bit stream  synchronization: Only 
re-synchronize character boundaries while the receiver is in a Loss-of-Synchronization state 
or continuously re-synchronize. There is a practical limitation which makes continuous 
synchronization very impractical. The minimum number of bits which need to be evaluated 
in order to detect the COMA bit pattern is six. However, it is possible for this six bit pattern 
to be encoded into the serial link for non-COMA characters (e.g. data  word OxFOOOOOOO 
). Therefore, the COMA detect circuit must be able to identify Ordered Sets amoung 
regular transmission words. In order for the COMA detect logic to be able to correctly 
distinguish between Ordered Set transmission characters and data words, a more expensive 
implementation is required. The entire 40-bit transmission character would have to be 
evaluated within the 1.0625 GHz clock domain, including a running disparity calculation. 
The timing requirements which this imposes is beyond the reach of current generation 
synthesizeable logic. The result is tha t bit alignment may only be done while the receiver 
port is in a Loss-of-Synchronization state.
The only information passed between the two clock domains is the parallelized 40-bit
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Figure 3.7: Data Stream De-serialization
transmission character which has been received and a control signal which is used in order 
to tell the slower clock register when to latch up the value[19]. Since this control signal 
is timed on the 1.0625GiJ2; clock, it is this detection logic within the 106.25M H z  clock 
domain tha t will likely be the limiting circuitry during synthesis. This is because it is the 
only signal in the 106.25M H z  clock domain which must meet timing requirements from the 
faster domain.
3 .2 .6  R u n n in g  D isp a r ity  C a lcu la tio n
The running disparity calculation is at the heart of what allows the 8b/10b encoding scheme 
Fibre Channel uses to detect link errors. The running disparity is calculated separately in 
the both the transm it and receive ports. It is not im portant if the disparities of the receive 
and transm it ports match within the same Fibre Channel port. It is only im portant that 
the the transm it running disparity in the port matches the receiver running disparity in the 
remote port of the Fibre Channel link. The code for these modules may be found in file 
fc-code.v, appendix A.
Since the running disparity value is based on the current running disparity and the value 
of the current transmission character (encoded transmission word) segment, the implemen-
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Pin Name W idth Direction Description
RD 1 Input Current running disparity
char 10 Input Encoded transmission character
byte 8 Input Un-encoded transmission character
Z 1 Input Control word signal for Un-encoded character
newRD 1 O utput New running disparity
Figure 3.8: Running Disparity Calculation I/O Description
tation of the disparity calculation must be done differently for the transm it and receive port. 
Figure 3.8 shows the disparity calculation modules for both the encoder and the decoder. 
The encoder module is denoted by the ‘e ’ suffix.
D ecoder D isparity  C alculation
During the character decode stage, the running disparity calculation may be carried out in 
parallel to the actual decode of the character since we already have the encoded version of 
the character needed for the disparity calculation. In order to isolate functionality as much 
as possible within the design, the disparity calculation is performed multiple times for the 
same character.
The calculation is performed once with the receive port during character boundary 
alignment, where the running disparity is required for proper control word identification 
and again in the actual character decode stage. The disparity calculation during the data 
decode is easily integrated with the actual decode logic itself.
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Pin Name W idth Direction Description
clock 1 Input 106.25 MHz system 
clock
reset 1 Input System reset signal
LOS 1 Input Loss-of-Snyc. signal 
from receive port
data 32 Input Received word data 
lines
Z 1 Input Control word signal
timeout 1 Input Buffer-to-buffer flow 
control tim eout signal
revent 7 O utput Received event signal
Figure 3.9: Receive Compare I/O Description 
Encoder D isparity  C alculation
In the character encode stage the running disparity calculation is a little bit more involved 
than during the decode stage. Since it is desirable to parallelize the disparity calculation 
with the encode in order to allow for a more easily pipelined implementation, the calculation 
itself must duplicate some of the encode decision logic. Since no alignment logic is required 
for the transm it half of the port, there is no requirement for any logic duplication of the 
disparity calculation.
3 .2 .7  C h a ra cter  E n c o d in g
The standards document[17] defines the encoding of transmission data  words as a single 
very large 268 value lookup table. Whereas this should be possible for most technologies 
capable of meeting Fibre Channel timing specifications, it is far from optimal and places 
unnecessary strain on the synthesis requirements. The encoding can be broken into two 
smaller lookup tables[18] with only one small complication for data  words D l l .7, D18.7 
and D20.7. However, the additional logic needed to implement the special case handling of 
three data characters is still more efficient than having a single flat lookup table.
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Pin Name W idth Direction Description
clock 1 Input 106.25 MHz system 
clock
fclock 1 Input 1.0625 GHz link clock
reset 1 Input System reset signal
in 1 Input Input link data  stream
inq 1 Input Compliment input link 
da ta  stream
we 1 Input W rite enable for data 
lines
addr 12 Input Address lines for da ta  
bus
data 32 Bi-Dir. Bus da ta  lines
out 1 O utput O utput link data 
stream
outq 1 O utput Compliment output 
link da ta  stream
irq 1 O utput In terrupt request line
err 1 O utput Fibre channel port er­
ror line
berr 1 O utput Bus I/O  error line
Figure 3.10: System-on-Chip interface module
3 .2 .8  R e c e iv e  C o m p a re
The receive compare module interprets all decoded transmission characters and extracts 
important events needed by the port finite state machine. The signals generated in the 
receive compare module are the primary inputs for the port FSM. As such, this module 
may be thought of as a pattern  extraction module for the incoming data  stream. All events 
which the port FSM handles are generated in this module.
Since it is possible for more than one event to happen at any given time it is also 
necessary to prioritize, or mask, events and to signal them in order of importance. The main 
challenge is tha t continuous data flow must be maintained or frame data may potentially 
be dropped and require retransmission.
3.3 System -on-Chip Interface
The interface to the Fibre Channel port is a simple bus which can be easily customized 
for the various SoC  buses available. A comparison of some major SoC  buses may be found
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in Usselmann[4]. The choice of SoC bus will of course mostly depend on the choice of 
processor architecture chosen for the FC-2 protocol processing. The code for the SoC  
interface is located in file fc-top.v, appendix A.
The interface includes 32 data  lines, 12 address lines, 1 interrupt request line and two 
error lines. All SoC  to Fibre Channel port I /O  is done through this bus interface. The 
System-on-Chip interface is illustrated in figure 3.3. The memory core interface has a two 
cycle access time between when address lines are set and the corresponding valid data is 
asserted on the bus. This latency allows the optimized memory core enough time to load 
the correct value.
3 .3 .1  B lo c k  R e g is te r  D e sc r ip tio n
The block registers are used to control the Fibre Channel port and to monitor port status. 
Unlike the memory core interfaces to the transm it and receive buffers, the block registers 
are valid in the next clock cycle. Timing for a bus interaction is discussed in greater detail 
in section 4.1.3. A description of the provided block registers and relevant address space of 
the core follows. All bit fields are listed in big endian notation[20].
0x0000: S ta tu s  This register contains status information about the state of the Fibre 
Channel port. It is read only; bit annotation is:
0 —► 1 Receive Buffer Status. When either of these bits is as­
serted the corresponding receive buffer contains received 
frame data (bit 0 —> buffer 0 and bit 1 —> buffer 1).
2 —► 4 Transmit Queue Status. The current status of the transm it
queue, refer to section 3.2.2 for details.
5 Receive Frame Deliminator. This bit is asserted whenever 
the Fibre Channel port is processing a received frame delim­
inator.
6 Receive Enable. This bit indicates tha t link negotiation has 
been successful and the port is ready to receive frame data
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6 —* 11 Fibre Channel Port State. The current state of the Nx_Port,
refer to section 3.2.1 for details.
12 —> 32 Reserved.
0x0001: Buffer C ontrol This register is used to control the access to the receive buffers, 
transm it buffers and enable internal link loopback:
0 Transmit Request. This signal becomes asserted when frame 
data is loaded into the transm it buffer and remains asserted 
until the frame is successfully sent. This bit field is read 
only.
1 Transmit Done. This signal asserts for one clock cycle after 
transm it if frame is successful. This bit field is read only.
2 Receive Buffer Select. This bit selects which receive buffer 
is mapped to the receive buffer address space (0 —> buffer 0,
1 —> Buffer 1). This field is read/write.
3 —» 4 Receive Buffer Release. These bits control whether or not 
the receive port may re-use the corresponding receive buffer 
for storing future frame data. If not asserted the buffer 
content is preserved and.
5 —» 32 Reserved.
0x0001: Flow  C ontrol This register is used to control various flow control options of the 
port. This register is read/write; bit annotation is:
0 Enable Buffer-to-Buffer Flow Control. When assert Buffer-to-Buffer flow 
control is set enabled.
1 Enable CRC. When enabled the port generates and checks CRC values 
for frames.
2 Set Receive Transmit Timeout Value. When enabled the current value 
of rtT O V  register is loaded.
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3 —> 32 Reserved.
0x0002: R eceive-T ransm it T im e O ut Value Register is used to set or read the current 
receive-transmit buffer timeout value of the port.
0x0003: D a ta  R espon se This register is used to load interframe data directly into the 
transm it queue for transmission of primitive sequences. This data word will not be 
processed for macro code expansion and will be directly entered in to the transm it 
queue as a primitive signal/sequence.
0x0004: M axim um  Buffer C redits This read/write register holds the current maximum 
buffer credits for the remote Nxjport. This value should be set by the FC-2 protocol 
processor after port login procedure is complete.
0x0005 —> OxOOAO: Link Error S tatus B lock Link error status block registers.
OxOOAl: Buffer C redit This read only register stores the current buffer credit available 
to a remote N x.port in this port. This value is read only; in order to modify the 
number of receive buffers available to the local port the maximum buffer credit value 
should be set.
0x0400: Transm it Buffer A ddress Space The address space for the transm it buffer. 
The buffer is large enough to hold the largest frame size specified in the standard, 
refer to section 2.3.3. Behavior is undefined if the address exceeds this value.
0x0800: R eceive Buffer A ddress Space The address space of the current receive buffer. 
Receive buffer selection is controlled with the Buffer Control register. Each buffer is 
large enough to hold one Fibre Channel frame. Behavior is undefined if the address 
exceeds the maximum frame size value.
3.4 Functional Verification
A simple test bench for functional verification of the Fibre Channel port is provided in
fc-l.busJb .v , appendix B. A Makefile[21] is provided for running the simulation with all of
38
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Figure 3.11: Transmit Buffer Load Waveforms
the required options, appendix B. The simvision script, which has been used to generate 
the time markers for the graphical output, may be found in verify.sv, appendix B
The most straight forward verification of the ports’ functionality is to connect it in an
to acquire proper synchronization and subsequently send and receive frame data. Since the 
transm it and receive ports are implemented independently, this is an effective way of testing 
both their functionalities with one testbench. There should be no functional difference in 
the ports’ behavior for connecting in a loopback configuration versus connecting to a remote 
Nx-port.
A log of the testbench activity is generated, fc-nodejtb.log, showing the timing of the 
data load and data  receive for transm it to receive buffer data flow. Figure 3.11 shows the 
timing of the bus address lines, write enable and bus data lines which are used to load the 
transm it buffer. The data  load operation occurs from base time index until time marker A;
150.4 ns to load a 15 word data frame.
The frame data is not immediately transm itted since the port has not yet completed 
the necessary link initialization and rest protocols. The frame is stored and will be sent 
once link initialization is complete. If the ULP tries to send a second frame before the first 
frame is completely transm itted, a bus error is generated by the SoC  interface circuitry. 
At the completion of the buffer load the address lines are set to the status register, 0x000,
external loopback configuration and test whether or not the port is capable of initializing 
the link correctly, i.e. transition through the necessary link initialization and reset states
39
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Figure 3.12: Port Link Initialization Waveforms
allowing the ULP to monitor the status of the port during initialization.
There is a long 5 millisecond delay between the time when the reset condition is relaxed 
and when the port continues to progress through the states required by the link reset 
protocol. During this time the port remains in state OL1 and transm its the OLS primitive 
signal. This is to allow the remote Nxjport enough time to acquire bit synchronization. The 
remaining port state transitions are shown in figure 3.12, starting at time marker B. The 
port enters A C  state at time marker C.
The frame data is received by the port as shown in figure 3.13. The start of frame 
deliminator is received at time marker D and the end of frame deliminator is received at 
time marker E. The test bench circuit will use the time difference between the two interrupt 
request signals to determine the size of the received frame. This is guaranteed to always 
work since data frames may not be interrupted on the Fibre Channel link.
Finally, the received data frame is downloaded from the receive buffer into the test 
bench. The waveforms illustrating the timing of this operation are shown in figure 3.14. 
The download is started at time marker F  and completed at time marker K. It is possible 
to observe the required delay of the embedded SRAM blocks.
Complete functional compliance with the Fibre Channel standards set is an involved 
testing procedure. It is largely dependent on the software used to implement the remaining 
aspects of the level 2 functionality, as well as on the other standards requirements for both 
physical implementation and the behavior of the user level protocols. Third party verifica-
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Figure 3.13: Port Receive Frame Waveforms
tion is possible for completed prototypes; for example at the Interoperability Labratory at 
the University of New Hampshire’s Research Computing Center[22].
Cursor = 6763.04ns 
Baselines 14,100ps 
Cursor-Baseline s  6,768,940ps 6840ns 6860ns 6900ns 6940ns
addr(l1:0]
bu3(31.0 ] o n o o o o o i
Figure 3.14: Receive Frame Download Waveforms
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Chapter 4 
Design Implementation
In this chapter a proof-of-concept implementation of a System-on-Chip Fibre Channel im­
plementation is described, the code of which is in appendix A. The target technology for 
this synthesis is TSMC’s 0.18 fim  1 poly-silicon, 6 metal salicide CMOS process. The digital 
cells which were chosen are Virtual Silicon Technologies’ Diplomat-18 native cell library. A 
version of all the necessary synthesis scripts is also provided for A rtisan’s Sage-X standard 
cell library. Custom embedded memory cores were compiled using the Virage Custom Touch 
Memory Compiler; the cores were compiled to meet timing requirements up to 500M H z. 
The software utilized to realize the design is summarized in appendix E, and the synthesis 
scripts used may be found in appendix D. The design flow employed is illustrated if Figure
4.1.
At this time, only the hardware aspects of the Fibre Channel port implementation are of 
concern, all software and related processor design work is beyond the scope of this Thesis. 
The selection of a protocol processor and the design of the FC-2 software functionality is 
a larger project which must be done individually based upon the required functionality of 
the final chip being designed.
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Figure 4.2: TPZ930G I/O wrapper for Fibre Channel Bus Interface
4.1 Logic Synthesis
Since this prototype implementation will be the only system on the chip, an I /O  wrapper 
was written for the SoC  bus interface in order to connect the circuit with the required 
technology specific I /O  cells from TSMC. The I /O  cells used are TSMC’s digital TPZ970G 
version 230a. The Verilog source code for the I /O  wrapper may be found in fcjwrapper.v in 
appendix D. A schematic representation of the I/O  wrapper is shown in figure 4.2.
Logic synthesis of the Register Transfer Level code into structural gate level code is done 
with the script file syn.script located in appendix D. Digital cell information from vendor
44
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supplied Library Exchange Format files is used for synthesis, and timing information from 
Synopsys timing library files is used for timing analysis. The memory cores were compiled 
using file fc-cache.cnt, appendix D, and timing Libraries[23] were generated for the memory 
cores using file mem Jib. script, appendix D. The default synthesis scripts use the Virtual 
Silicon Diplomat-18 native cell library for TSMC[24]; however, a version of the script, 
symart.script is provided using the Artisan TSMC 0.18// Sage-X standard cell library.
Due to the performance nature of a Fibre Channel port, the timing requirements were 
considered to be pre-eminent over power and area concerns. Since the network delay (inter­
connect latency) is not easily modeled during the logic synthesis stage, all timing require­
ments were tightened by 15% for purposes of logic synthesis. This allows the physical syn­
thesis tools some additional slack during placement and routing. Logic simulation/synthesis 
temperature is set to 125°C, with an operating voltage of 1.62V1.
The logic synthesis steps performed are:
1. Read technology libraries and analyze/parse Verilog files.
2. Elaborate Verilog netlist into generic technology components, i.e. synthetic library 
components.
3. Constrain design; specify clock timing, output load, fan in, operating conditions and 
propagate top level constraints to lower level block instantiations.
4. Compile design; i.e. map design to technology specific cell library.
5. Verify compiled design; ensure tha t there are not discrepancies between the elaborated 
and mapped design.
A summary of the synthesized core is in table 4.1. The final design should not contain 
any synthesized latches. Latches will cause a synthesis simulation mismatch. The instan­
tiation of a latch would be noticed during the elaboration phase of the design synthesis. 
Additionally, the compile verification will not be able to verify combinational logic feedback 
loops, therefore we must manually verify the final gate level netlist.
1Nominal operating conditions for TSM C’s 0.18fum technology is 1.8V a t 25°C
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Clock Speeds (Link/Bus) 1.0625G Hz/106.25M Hz
Cell Area/w.o. RAM 1 581807.75 jim 2/ 269 630.54 //m 2
Number of Cells 8061
Number of Nets 8527
Total Dynamic Power 159.9371 m W
Power Supply 1.8V
Table 4.1: Core Gate Level Netlist Summary 
4 .1 .1  T im in g  th e  D e s ig n
In order to understand how timing constraints on a digital design are used during design 
synthesis and optimization, a brief overview of timing calculations is presented. The simplest 
way to specify timing requirements of a design is to embed timing information within the 
the register transfer level code. This has the advantage of being completely technology 
transparent and easily identifying potential problem spots during the coding phase of the 
design process. This type of timing characterization is especially useful for describing desired 
timing information explicitly within the design. The limits of this approach are static setup 
and hold times, with respect to a certain reference event. Below is a Verilog[25] example of 
timing check syntax:
$ se tu p h o ld (re fe re n c e , d a ta ,  se tu p , h o ld ) ;
Where:
re fe re n c e  is the reference edge event for data changes, i.e. the clock 
d a ta  is the input data  signal to be monitored 
se tu p  is the setup time delay value 
h o ld  is the hold time delay value
This information is not detailed enough to allow for optimal synthesis of a design to 
specific technology cells. The synthesis timing libraries contain a much more involved 
system in order to determine the true delay of a signal. The delay of a signal is calculated 
based upon the input transition delay of the previous cell and the output capacitance of 
all connected nets. Each cell in the target technology files has a two dimensional matrix
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of values associated with it from which the delay value is calculated. Shown is a N  x N  
matrix with index values x  and y.
Output Capacitance at x
--------- *----------- V
Zo.o • • • Zotn
: \  ;
 ^ Zn,Q ' ' ' Zntn
When a cell is analyzed, the input transition and output capacitance will fall within a 
3-dimensional plane defined by four corners. The corner values of the plane are substituted 
into the following equation[26]:
Input Transition at y
Z  = A  + B -  x  + C - y + D - x y
This gives four equations with four unknown constants which are solved numerically. 
These constants are then back substituted into the same equation. The actual delay of the 
modeled cell is obtained using interpolated values of x  and y and solving for Z . This value 
is then scaled by a constant defined for the current operating conditions, as specified in the 
technology library.
The timing constraint mapping between clock domains is illustrated in figure 4.3; this 
example assumes positive clock edge single phase operation. For the purpose of determining 
timing requirements the tighter timing requirement is used [27]. The setup time is the 
required time the data has to be stable before the clock edge, in other words gives the 
maximum delay constraint for all paths terminating at the pin in question. The hold time 
is the required time the data must be valid/stable after the clock edge.
4 .1 .2  C r itica l P a th s
The most critical path  in our timing analysis may be used to determine if the intended 
target technology is fast enough to be a suitable candidate for implementing a high speed 
Fibre Channel port. Since the nature of the cell library used during synthesis can have a 
very large impact on overall chip performance, the exact location of the critical timing paths
47
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Figure 4.3: Inter-Clock Domain Timing Requirements
will likely vary based on the technology files. There can be particularly large discrepancies 
in timing results, even on the same underlying technology, if the library does not have 
optimal registers for the required clock edge/data assertion combinations.
W ith tha t in mind, the most likely location of critical paths will almost always be for 
networks/signals which cross clock domains. These paths may be used to ascertain the 
suitability of a specific technology for implementation of the core. In the case of the Virtual 
Silicon Native Cell library on TSMC’s 0.18/i CMOS process, the most critical paths are 
tabulated in table 4.2 using nominal operating conditions. Critical paths are calculated for 
each clock domain, each having the data required in the other clock domain. In each case a 
positive slack is obtained, indicating tha t the target technology is fundamentally suitable. 
Both of the critical path  networks are located in the receive port. An in depth discussion 
of the design of this module may be found in section 3.2.5.
Due to the confidential nature of the technology files from TSMC and Virtual Silicon, 
the cell names of the instantiated circuits have been edited: all combinational logic cells 
names have been replaced with the generic description of VST logic and all sequential cell 
names have been replaced with the generic description of VST Register.
4 .1 .3  N e t l is t  V er ifica tio n
Functional verification of the netlist is necessary in order to ensure th a t the compiled design 
functions as it is expected to. Since the integrated verification facilities are not able to
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P ath  Group fclock
P a th  Group clock
Point Incr P ath
clock fclock (rise edge) 8.47 8.47
input external delay 0.16 8.63 f
in (in) 0.01 8.64 f
U12214/Z (VST XOR) 0.06 8.70 r
U12229/Z (VST NAND) 0.00 8.70 f
err (out) 0.00 8.70 f
d a ta  arrival tim e 8.70
clock clock rise edge 9.41 9.41
clock uncertainty -0.20 9.21
output external delay -0.10 9.11
d ata  required tim e 9.11
d ata  required tim e 




Point Incr P ath
clock clock (rise edge) 0.00 0.00
input external delay 0.16 0.16 f
a d d r . l .  (in) 0.03 0.19 f
U8263/Z (VST AND) 0.13 0.32 r
U12210/Z (VST NOR) 0.00 0.32 f
U12209/Z (VST NAND) 0.05 0.37 r
U11935/Z (VST INV) 0.00 0.37 f
U12208/Z (VST NAND) 0.02 0.39 r
U1273/Z (VST NAND) 0.00 0.39 f
U1377/Z (VST NAND) 0.02 0.41 r
U1409/Z (VST NAND) 0.00 0.41 f
U1909/Z (VST NAND) 0.01 0.43 r
port/inR x_reg/D  (VST DFF) 0.00 0.43 r
d a ta  arrival tim e 0.43
clock fclock (rise edge) 0.94 0.94
clock uncertainty -0.10 0.84
port/inR x_reg/C K  (VST D FF) 0.00 0.84 r
library setup tim e -0.01 0.83
d a ta  required tim e 0.83
d a ta  required tim e 0.83
d a ta  arrival tim e -0.43
slack (M ET) 0.40
Table 4.2: Most Critical Paths for Virtual Silicon Diplomat-18 Implementation
verify the accuracy of all feedback loops in the design, a simulation of the gate level netlist 
is necessary. Since the design is close to the limits of what the technology can handle with 
respect to timing requirements and it is not our intent to compare the accuracy of the 
Verilog timing models versus Synopsys timing models, the functional verification of the the 
netlist is conducted a t quarter speed.
A nearly identical testbench to tha t was used in section 4.1.4 may be used to verify the 
compiled netlist; file FC-Mbus-tb-compile.v, appendix B. A comparison of the log file which 
is created with the log file from section 4.1.4 will show tha t the port behaves in a similar 
manner: initializing the link, sending and receiving and finally accessing the data frame 
without any problems. The only difference between the two simulations is the time scale.
To observe the timing differences of the characterized cells versus R TL  code, the timing 
of state changes is compared in figure 4.4. It can be seen tha t the exact timing of the state 
changes fluctuates between the idealized code and the compiled netlist, however, since the 
timing requirements for correct functional behavior are met, these small fluctuations do not
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Figure 4.4: RTL Code and VST Netlist State Transition Waveforms 
impact overall system performance.
4 .1 .4  T e s ta b ility
A chip which cannot be tested for fabrication faults is ultimately not suitable for any real 
world applications. A variety of design for test, D FT , techniques exist to ensure that 
there are no manufacturing faults within an ASIC. Usually the two main limiting factors 
associated with these techniques are performance degradation of critical timing paths and 
area overhead associated with scan circuitry and additional I /O  requirements. In this design 
the timing performance is preeminent; an extensive scan-chain insertion would push timing 
values beyond what is suitable for the standard.
Fortunately, a Fibre Channel port is mandated to have an internal loop back configu­
ration option which allows for a test mode of operation. Since it is possible to transm it 
and receive an entire frame in a fraction of a second, extensive test time is not a problem 
usually associated with a functional self test. This feature obviously does not extend to 
any additional circuitry implemented to handle higher levels of the Fibre Channel protocol 
stack.
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4.2 Physical Synthesis
Once a suitable netlist has been generated and verified, the last phase of the design process 
is to perform physical synthesis. Most likely the communications core will be part of a 
larger design, meaning tha t area availability will be constrained by external criteria. For 
the purpose of a prototype proof-of-concept implementation the communications core will 
be the only design within the chip.
If at any point during the physical synthesis a previous step is redone then all later steps 
will need to be redone as well. The steps involved with physical synthesis are:
1. Floorplanning; this includes design partitioning and I /O  assignments.
2. Placement; all cells are placed with the core die area of the design.
3. Clock Tree generation; a logical clock tree is synthesized based upon real design in­
formation and physically placed within the core die area.
4. Routing; Cells are connected using all available routing layers; most critical nets are 
handled first.
5. Analysis and manual edits; physical design is analyzed and any manual edits to the 
design are performed.
The platform used for synthesis is Cadence SoC Encounter, the command file which is 
used for non-interactive parts of the synthesis is encounter.cmd, appendix D.
4 .2 .1  F lo o rp la n n in g
This phase of the synthesis involves I /O  assignments, macro block placements and power 
planning. The I /O  assignment is such tha t all pins from the top level module are connected 
to a pad, refer to figure 4.2. As such the design area will be I /O  bound and will allow ample 
space to avoid any serious routing congestion. The floorplan may be found in fc-chip.fp and 
the I /O  assignment file in fc-chip.io, appendix D.
Once the I /O  assignment is completed and the core area is partitioned, the next step is 
block placement. Since all data which will be processed is to be stored in the R A M  blocks,
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it is expected th a t placement density will be highest axound the RAM macro blocks. In 
order to ensure tha t there is sufficient routing space, a 30pm placement blockage halo is 
defined around each block.
The next step is power planning. A power ring is placed around each block, to the 
specifications given by the block requirements of 8.68pm. The required width of the power 
ground rails is calculated during the partitioning, in this case 0.94pm per rail. The power- 
ground rails are placed double-backed to one another since this gives a more efficient area 
utilization and there is no compelling reason to do otherwise.
The most im portant decision which is made during this phase is which metal layers 
to use for power routing. The power-ground rails must be on metal layer 1 in order to 
connect with the substrate connections in the cell library, however, the power stripes and 
rings would cause too much of a routing obstruction on the lower metal layers, leading to 
excessive congestion during routing. Therefore, power nets are placed on metal layer 4 for
vertical routing and metal layer 5 for horizontal routing. This leaves metal layer 6 for large
global nets, such as the clock, and the lower layers for regional connectivity.
4 .2 .2  P la c e m e n t , C lo ck  T ree G e n e ra tio n  a n d  R o u tin g
Once the floorplanning/partitioning parameters have been fixed, the library cells need to be 
placed within the core partition in an optimized way, a clock tree needs to  be synthesized 
and the entire design routed. In order to achieve this, an iterative methodology is employed.
1. The cells placement is carried out with medium effort.
2. A trial routing of the chip is performed.
3. R C  extraction of the routed nets is done and a timing analysis is carried out.
4. Using realistic wire load information, a synthesis optimization is carried out in order 
to optimize gate sizing for actual network loads.
5. The design is replaced with the optimized gate sizings.
6. Another trial route of the newly placed chip is performed.
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7. RC  extraction is redone, along with a timing analysis.
8. Placement is carried out at high effort, using calculated timing numbers.
9. Clock tree synthesis is carried out. The necessary drive strength of the required clock 
buffers is calculated by the tool in order to achieve a balanced tree.
10. Design is re-placed with added clock buffer cells.
11. Filler cells are added to the design in order to ensure good substrate connectivity and 
guarantee th a t the minimum poly-silicon density requirements are met.
12. Another trial route is computed for the design.
13. The design is extracted and analyzed again.
14. Another route is carried. This route will be a high effort route, taking into account 
cross-talk, antenna rules and routing congestion information in addition to timing 
requirements.
15. The design is re-extracted and re-analyzed.
16. A high effort optimization route is done to fix any timing violations and repair any 
design rule violations.
This processes heavily relies on the accuracy of the physical synthesis tools and associ­
ated technology libraries. A small number of design rule check, D RC , violations are to be 
expected for a design with such high speed components. These require manual attention 
and are fixed individually.
Once all manual edits are completed, the design should be re-analyzed one more time. 
The timing numbers generated during this analysis should have a to tal negative slack which 
is greater or equal to zero; meaning tha t timing requirements are met with all physical 
parasitics accounted for.
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Total Area 5.2441 • 10V m 2
Number of Cells 247719
Number of Nets 8615
Number of Connections 18795
Total Net Length 1.510 • 10V m
Metal 1 Density 
Metal 2 Density 
Metal 3 Density 
Metal 4 Density 








Table 4.3: TSMC 0.18fim CMOS Physical Design Summary
Average Power Dissipation 178.48mW
Worst IR  Drop 0.02716P
Power Net Capacitance 1.8446pF
Table 4.4: TSMC 0.18pm CMOS Power Rail Analysis Summary
4.3 Design Summary
Summary statistics for the fully synthesized are listed in table 4.3. The final design tapeout 
is shown in figure 4.5. It can be observed tha t most of the cells and nets are located 
around the R A M  blocks. This illustrates the importance of having a large enough placement 
blockage halo around each macro block in order to ensure tha t there is no routing congestion 
leading to potential D RC  violations.
The area utilization is relatively low at 64.8924% indicating tha t this design is I/O  
bound rather than core bound: The size of the die limited by the I /O  spacing requirements 
rather than by the size of the circuit itself. The metal densities for the design are also shown 
in table 4.3, all values are well above the required 30%, without adding any metal fill.
The results from a power rail analysis of the die core are summarized in table 4.4. These 
values are measured for an operational speed of 1.17G H z, 10% above specification, as an 
engineering safety factor. Scaling the power rail analysis result by this amount gives an 
average power dissipation of 160.63mIP; almost identical to the predicted 159.9371mlT 
from the structural netlist analysis. The IR  drop of only 2% is not relevant as the original 
logic synthesis was performed at 1.62F, leaving a large margin for error.
The implementation of a full speed Fibre Channel port design has been accomplished 
with room for error.
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Figure 4.5: TSMC 0.18/im Tapeout
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Figure 4.6: Phase Lock Loop Clock Recovery Block Diagram
4.4 M ixed Signal Reference Design
One of the features of Fibre Channel is tha t the link clock should be recovered from the 
link data stream[28]. This makes data recovery more robust for variable length cables. 
However, additional complexity is added to the receiver port. Since clock recovery is purely 
an analog process, this part of the port does not scale between different technologies. Each 
implementation must re-design this circuit to meet specific project requirements.
A reference design [29] of the clock recovery circuitry has been carried out on TSMC’s
0.18pm process which illustrates how the Fibre Channel requirements for a full speed single 
ended design are met. The block diagram for the mixed signal clock recovery circuit is 
shown in figure 4.6. The design consists of three major blocks:
1. A phase detector which receives an input N R Z  data stream and a generated clock 
signal from a voltage controlled oscillator.
2. A loop filter which generates the control voltage, vc, for the voltage controlled oscil­
lator.
3. A voltage controlled oscillator which operates around the same frequency as the link 
data stream.
The major components are designed separately and integrated into a final design. The 
details of how each component is designed will be discussed in the following sections. Sim­
ulation results were obtained from Cadence Design Frameworks II, using the SpectreS [30] 
simulator. Digital cells which are employed are from the same library as the previous digital 
synthesis. Source files for the mixed signal design are located in appendix D.
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Figure 4.8: Modified Hogge Phase Detector
4 .4 .1  P h a se  D e te c to r
The purpose of the phase detector, PD, is to compare the phase of the generated clock with 
the phase of the input data stream. An ideal phase detector generates a linear output voltage 
proportional to the difference in phase of two input signals[31]. The transfer characteristics 
of an ideal phase detector are depicted in figure 4.7.
A commonly implemented phase detector for N R Z  data  is the Hogge phase detector [32]. 
The schematic of a modified Hogge phase detector is shown in figure 4.8. In the Hogge PD  
there are two output signals. Each signals will be a series of pulses, where the pulse width 
corresponds to the output value. The mean value of signal Va increases in cases where the 
the N RZ  data stream  is delayed with respect to the VCO  clock. Signal 14 is the exclusive 
or of node A  and B . The primary reason for the necessity of 14 is th a t the data is not
57
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Figure 4.9: Phase Detector Testbench Schematic
return to zero, therefore, it is possible to have several cycles in which there is no transition. 
Calculating the control signal from a Va and Vb ensures tha t there are enough transitions. 
The control signal to the loop filter is given by the equation:
Vd = Vb + Va
The test bench circuit which was used to design and debug the phase detector is found 
in figure 4.9. The N R Z  da ta  stream used input corresponds to the bit stream  of the COMA 
fill character; this signal is generated with a Verilog-A, found in NRZ.data-2.va, appendix 
D. There are two modes of operation for the PD: When the input signals are locked and 
when the input signals are out of phase. Figure 4.10 shows the simulation results for in 
phase and out of phase operation.
The out of phase operation simulation has the clock signal 190ps delayed behind the 
N R Z  data stream, whereas the locked simulation has no phase difference between the two 
inputs to the phase detector. The mean of the control voltage, Vd, increases the more the 
two signals are out of phase with one another.
Other types of faster phase detector architectures exist, most notably the Bang-Bang[33] 
architecture. This type of design generates a bi-stable control voltage which introduces a 
large amount of noise into the VCO. Since the modified Hogge PD  is fast enough for our 
design, and the digital components not capable, of running much faster, the additional 
problems introduced by faster PD ’s are not worth solving.
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Figure 4.10: Phase Detector Simulation Waveforms
4 .4 .2  V o lta g e  C o n tr o lled  O scilla tor
The voltage controlled oscillator is responsible for generating a clock signal which is at 
the same frequency of the incoming data stream. The control voltage supplied will either 
increase or decrease the frequency of the output voltage. The architecture which was chosen 
is a current starving VCO[34]. This style of ring oscillator is readily implementable in CMOS 
technologies since it relies on inverters for delay elements.
The schematic of the VCO  is shown in figure 4.11. Along the center axis of the design is 
a series of inverters; these are used as delay elements for generating a period of the desired 
waveform. Unlike traditional CMOS logic these inverters are not directly connected to the 
power rails. A transistor operating in the triode region throttles the current from the rails to 
each inverter transistor. This mechanism controls the rate at which the gate oxide capacitor 
can charge/discharge. The supplied reference voltage directly controls the n-FETS  and a 
current mirror configuration is used to generate the corresponding control signal for the 
p-FETS.
The test bench used to design and debug the VCO is shown in figure 4.12. Simulation
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Figure 4.11: VCO Schematic
waveforms of the VCO  operating at three different control voltages are also shown. The 
implemented VCO  will generate a 1.0625GHz signal at approximately 920m V; almost 
centered in between our rail voltages. This value will fluctuate depending on the VCO’s 
load: when connected to the real circuit this value will drop to approximately 800mH.
4 .4 .3  P h a se  L ock  L oop  R e su lts
The phase lock loop is completed with a loop filter. Traditionally an operational amplifier 
could easily be used to implement a suitable low pass filter. However, it is not feasible to 
design an operation amplifier to operate at such high frequencies. A suitable substitute for 
this application is a charge pum p[35] with a capacitor across the output.
The schematic for the implemented charge pump is shown if figure 4.13. This design 
works on the principle th a t the voltages up and down provide the extreme swing values 
desired for Vout; These are controlled by a reference voltage which keeps the rail transistors 
in the triode region. As (inp) decreases Vout increases. Conversely, as (m n) increases Vout 
decreases. The output capacitor is needed to ensure tha t there is no jitte r in Vout, since the
60
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Figure 4.12: VCO Testbench and Waveforms
VCO is very sensitive to noise.
There are three primary ways which the lock-in frequency may be adjusted for the PLL; 
one for each of the building blocks:
1. Change the length of the delay loop of the ring oscillator in the VCO; either by 
adding/removing inverter pairs or by changing the delay imposed by each inverter by 
changing the gate capacitance. This effectively sets the baseline for which frequency 
range the circuit is to function.
2. Adjust the Vc signal output from the loop filter for a given input. Since the charge 
pump is already filtering the control signal the lock frequency control voltage may 
be adjusted here by changing the Vc value for matched mean inputs.
3. Adjust the delay of the N R Z  data stream buffer in the modified Hogge phase detector 
used to calculate Va. This is effectively fine tuning our phase sensor to so as to increase 
or decrease the detected Ad.
The final schematic of the entire PLL  is shown in figure 4.14, with the resultant wave-
61
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Figure 4.13: Charge Pump Loop Filter Schematic
Figure 4.14: Phase Lock Loop Schematic
62
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Figure 4.15: Phase Lock Loop Waveforms
forms shown in figure 4.15. The time required to achieve frequency/phase lock largely 
depends on the initial conditions of the Vc node. For this reason the standard allows for 
5pis during port initialization where the port remains in a NOS  state to ensure tha t there 
is sufficient time for frequency synchronization.
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Chapter 5
Conclusions
The need for development of a high performance standardized protocol for System-on-Chip 
communications may be resolved through a Fibre Channel on Chip implementation with 
associated user level protocol mappings. Fibre Channel is the only broadly adopted industry 
standard which has separated device connectivity from device function. This idea is a good 
match for the System-on-Chip m antra of reusable intellectual property cores.
A high performance standardized System-on-Chip (SoC) communication system has 
been developed as an embedded IP  core. A high level synthesis of a Fibre Channel core has 
been realized tha t takes advantage of the performance advantages and specifications of the 
Fibre Channel protocol. A soft IP  core of a Fibre Channel port has been developed in the 
form of a register transfer level descriptor language tha t can be implemented in arbitrary 
target technologies. A full-speed (1.0625 G H z link clock) sign-off quality tape-out of the 
design using TSMC’s 0.18 pm  technology has been carried out using a design flow centered 
on the Cadence SoC Encounter platform.
The proof-of-concept implementation which was created is summarized table 5.1. Syn­
thesis on future smaller technologies will become easier as the average clock speed of digital 
ASIC’s increases. The mixed signal components will always be challenging to design[36]; 
however, as with the digital components, the speed requirements of the circuit are achievable
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Clock Speeds (Link/Bus) 1.0625Gtfz/106.25M Hz
Total Die Area 5.2441 • 10 6/xm2
Power Dissipation 178.48m VF
Power Supply Voltage 1.8 V
Table 5.1: Proof-of-Concept TSMC 0.18/im CMOS Design Summary
and will be equally achievable on future smaller technologies.
The primary limiting factor for a SoC  Fibre Channel implemtation is the size of on-chip 
RAM. As with all SoC  designs, on chip SR A M  is still very limited compared to the amount 
commonly available DRAM[37]. The amount of available memory will continue to increase, 
making this concern short lived. New fabrication processes such as STM’s 90 nm  CMOS 
process, have the capability of fabricating deep n-wells\ meaning th a t it is possible to have 
on-chip DRAM .
5.1 Future Work
Implement the soft Fibre Channel core in STM’s 90 nm  CMOS process as provided by CMC 
Microsystems.
Develop a user-level-protocol, ULP, mapping for SoC data  transfer (FC-SOC) tha t 
would enable instant/autom atic connectivity between heterogeneous SoC  environments.
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This file contains the top level bus interace of the Fibre Channel node.
1 // fc-top.v
2 // Fibre Channel top level module for BUS interface
3A // Till Kuendiger
5 module fc_node(clock, fclock, reset, out, outq, in, inq, addr, dataBus
i, err , irq, berr);
6 input clock, fclock, reset;
7 input in, inq;
8 input we;
9 input [1 1:0] addr;
10
11 inout [31:0] dataBus; // data bus
12
13 output irq; // interupt request for Receive fram
14 output err; // mixed signal level stream bit err
15 output berr; // bus 1 /0 error -> user input error
16
17




J. ?  
20 wire [31:0] rfdata;
21 reg [31:0] tdata, ntdata;
22 tri [31:0] tdataWire;
23 reg de,nde;
24 reg [1 1:0] laddr,caddr;
25 reg txRequest; // transmit request
69
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26 reg ntxRequest; I I
27
uired




reg txDone; // transmit data load complete
/ *  status lines */
31 wire renable; // receive is enabled
32 wire rframe; // receiving frame delimitor
33 wire [2 :0] status; // transmit queue status




wire [4:0] state; // port state
/* Buffer Control lines */
38 reg rxbufSel; // receive buffer select
39 reg [1 :0] rxbufRelease; // receive buffer release
40
nable
reg loopback; // transmit-receive loopback e
41
42 /* Flow Control */
43 reg enableBBFlowCtrl; // enable Buffer-to-Bu
ffer Flow control
44 reg enableCRC,nenableCRC; / /  enable Frame cyclic
redundancy test
45 reg setRTTOV; // set receive-transmi
t timeout value
46
47 /* receive-transmit timeout value */
48 reg [31:0] rtTOV, nrtTOV;
49 tri [31:0] rttov;
50
51 /* max buffer credits */
52 reg [31:0] mbufferCred, nmbufferCred;
53
54
wire [31:0] bufferCred; // current buffer credits
55 /* Link: Error Status Block */
56 wire [31:0] LESB_link_failure;
57 wire [31:0] LESB_loss_sync;
58 wire [31:0] LESB_loss_signal;
59 wire [31:0] LESB_proto_error;






wire [31:0] rdata; // "live" receive data word
65
66
reg [31:0] dataResponse, ndataResponse;
67 reg err, berr; 
link;68 reg
69 wire irq;
70 reg [9:0] rframeAddr, tframeAddr;




74 /* Interrupt FC-2 processor on SOF */
75 assign irq = rframe;
76 assign rttov = setRTTOV ? rtTOV : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzz
zzzz;
77 // assign tdataWire = txRequest ? tdata : 32’bzzzzzzzzzzzzzzzzzzzzz
zzzzzzzzzzz;
78 assign tdataWire = de ? tdata : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
)
79 assign dataBus = we ? 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz : data;
80
81 assign out = stream;
70
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82 assign outq = streamq;
83
84 always®(in or inq) begin link = in; end
85
86 always®(posedge clock or negedge reset) begin
87 if("reset) begin
88 rtTOV <= 100;
89 dataResponse <= 0;
90 mbufferCred <= 2;
91 tdata <= 32'bOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO;
92 txRequest <= 0;
93 laddr <= 0;
94 de <= 0;
95 enableCRC <= 0;
96 end else begin
97 rtTOV <= nrtTOV;
98 dataResponse <= ndataResponse;
99 mbufferCred <= nmbufferCred;
100 tdata <= ntdata;
101 txRequest <= ntxRequest;
102 laddr <= caddr;
103 de <= nde;















110 always@(in or inq or stream or streamq) begin
111 err = (in == inq) I I (stream == streamq) ? l’bl : 1’bO;
112 end
113
114 /* Demux addr lines to correct values */
115 always®(addr or data or dataBus or we or rfdata or tdata or rdata
or txRequest or txDone or rxbufRelease or loopback or enableBBFlowCtrl or enable 
CRC or setRTTOV or mbufferCred or reset or laddr or writeTx or status or state o 
r tdataWire or renable or rframe or rxBufStatus or rxbufSel or rtTOV or LESB_lin 
k_failure or LESB_invalid_word or LESB_invalid_CRC or LESB_loss_signal or LESB_1 

















tframeAddr = 0; 
rframeAddr = 0; 
berr = 0 ;
ndataResponse = 0; 
setRTTOV = 0; 
caddr = addr;
ntdata = 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz; 
nmbufferCred = mbufferCred; 
nde = 0 ;
nenableCRC = enableCRC; 
if(writeTx && status[0]) begin 
writeTx = 0;
end
ntxRequest = writeTx; 
txDone = 0; 
if(reset == 0) begin
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132 ntxRequest = 0;
133 rxbufSel = 0;
134 rxbufRelease = 2 ’bll;
135 loopback = 0;
136 enableBBFlowCtrl = 0;
137 ntxRequest = 0;
138 writeTx = 0;
139 caddr =0;
140 end else begin
141 if(txRequest) begin
142 tframeAddr = laddr[9:0];
143 end
144 casex(addr)
145 12’b01xxxxxxxxxx: begin // transmit buffer address
146 data = tdataWire;
147 nde = we;
148 ntdata = we ? dataBus : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
zz;
149 tframeAddr = txRequest ? laddr[9:0] : addr[9:0];
150 ntxRequest = we;
151 writeTx = we;
152 end
153 12’blOxxxxxxxxxx: begin // receive buffer address
154 rframeAddr = addr[9:0];
155 data = rfdata;
156 berr = we ? l’bl : 1’bO; // this register is r
ead only
157 txDone = txRequest ? l’bl : 1’bO;// we are not longer writ
ing
158 end
159 12’b000000000000: begin // register control block address
160 /* Status */
161 data = {20’bOOOOOOOOOOOOOOOOOOOO,state,renable,rframe,stat 
us,rxBuf St atus} ;
162 berr = we ? l’bl : 1’bO; // this register is re
ad only




166 /* Buffer Control */
167 if (we) begin
168 rxbufSel = dataBus[2];
169 rxbufRelease= dataBus[4:3];
170 loopback = dataBus[5];
171 end else begin
172 data = {26’bOOOOOOOOOOOOOOOOOOOOOOOOOO, loopback,rxbuf 
Release,rxbufSel,txDone,txRequest};
173 end




177 /* Flow Control */
178 if (we) begin
179 enableBBFlowCtrl = dataBus[0];
180 nenableCRC = dataBus[1];
181 setRTTOV = dataBus[2];
182 end else begin
183 data = {29’b00000000000000000000000000000, setRTTOV, e 
nableCRC, enableBBFlowCtrl};
184 end
185 txDone = txRequest ? l’bl : 1’bO;// we are not longer wri 
ting
72
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/* Buffer Credit */ 
if (we) begin
nrtTOV = dataBus; 
end else begin
nrtTOV = rtTOV; 
data = rtTOV;
end
txDone = txRequest ? l’bl
end
12’bOOOOOOOOOlOO: begin 
/* Data Response */ 
berr = we ? 1’bO : l’bl; 
ndataResponse = dataBus; 
txDone = txRequest ? l’bl
1’bO;// we are not longer writ
1’bO;// we are not longer writ
end
12’b000000000101: begin
/* Max. buffer credits to allow for flow control */ 
if (we) begin
nmbufferCred = dataBus; 
end else begin
nmbufferCred = mbufferCred; 
data = mbufferCred;
end




12 ’ bOOOOOOOOOHO: begin
/* LESB - link failure */
berr = we ? l’bl : 1’bO; // this
data = LESB_link_failure;
txDone = txRequest ? l’bl : 1’bO;//
end
1 2’b000000000111: begin
/* LESB - invalid word */
berr = we ? l’bl : 1’bO; // this
data = LESB_invalid_word;
txDone = txRequest ? l’bl : 1’bO;//
end
12’bOOOOOOOOlOOO: begin
/* LESB - invalid CRC */
berr = we ? 1’bl : 1’bO; // this
data = LESB_invalid_CRC;
txDone = txRequest ? l’bl : 1’bO;//
end
1 2’b000000001001: begin
/* LESB - loss of signal */
berr = we ? l’bl : 1’bO; // this
data = LESB_loss_signal;
txDone = txRequest ? l’bl : 1’bO;//
end
12’bOOOOOOOOlOlO: begin
/* LESB - loss of sync. */
berr = we ? l’bl : 1’bO; // this
data = LESB_loss_sync;
txDone = txRequest ? l’bl : 1’bO;//
end
register is read only 
we are not longer writ
register is read only 
we are not longer writ
register is read only 
we are not longer writ
register is read only 
we are not longer writing
register is read only 
we are not longer writ
73
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243 12’b000000001011: begin
244 /* LESB - proto error */
245 berr = we ? l’bl : 1’bO; // this register is read only
246 data = LESB_proto_error;




250 /* reveive data passthrough */
251 berr = we ? l’bl : 1’bO; // this register is read only
252 data = rdata;




256 berr = we ? l’bl : 1’bO; // this register is read only
257 data = bufferCred;









This file contains the TSMC TPZ973 I/O  wrapper for implementation.
1 // fc-top_10_wrapper.v
2 // Fibre Channel top level module for BUS interface
3 // Till Kuendiger
4
5 module fc_node(clock, fclock, reset, out, outq, in, inq, addr, dataBus 
, we, err, irq, berr);
6 input clock, fclock, reset;






input [1 1:0] addr;
inout [31:0] dataBus; // data bus
13
A




output err; // mixed signal level stream bit err
15
r <-
output berr; // bus 1 /0 error -> user input erro
16
17




20 wire [31:0] rfdata;
21 reg [31:0] tdata, ntdata;
22 tri [31:0] tdataWire;
23 reg de.nde;
24 reg [1 1:0] laddr,caddr;
25 reg txRequest; // transmit request
26 reg ntxRequest; //
27
t required
reg writeTx,lwriteTx; // presistent write reques
74
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28 reg txDone; // transmit data load co
mplete
29
30 /* status lines */
31 wire renable; // receive is enabled
32 wire rframe; // receiving frame delimitor
33 wire [2 :0] status; // transmit queue status
34 wire [1:0] rxBufStatus;// Receive Buffer Status
35 wire [4:0] state; // port state
jD
37 /* Buffer Control lines */
38 reg rxbufSel; // receive buffer select
39 reg lrxbufSel;
40 reg [1 :0] rxbufRelease; // receive buffer release
41 reg [1 :0] lrxbufRelease;
42
naM a





45 /* Flow Control */
46 reg enableBBFlowCtrl; // enable Buffer-to-Bu
ffer Flow control
47 reg lenableBBFlowCtrl; //
48 reg enableCRC,nenableCRC;// enable Frame cyclic red
undancy test
49 reg setRTTOV; // set receive-transmi
t timeout value
50
51 /* receive-transmit timeout value */
52 reg [31:0] rtTOV, nrtTOV;
53 tri [31:0] rttov;
54
55 /* max buffer credits */
56 reg [31:0] mbufferCred, nmbufferCred;
57 wire [31:0] bufferCred; // current buffer credits
58
59 /* Link Error Status Block */
60 wire [31:0] LESB_link_failure;
61 wire [31:0] LESB_loss_sync;
62 wire [31:0] LESB_loss_signal;
63 wire [31:0] LESB_proto_error;
64 wire [31:0] LESB_invalid_word;
65 wire [31:0] LESB_invalid_CRC;
66




reg [31:0] dataResponse, ndataResponse;
71 reg err, berr;
72 reg link;
73 wire irq;
74 reg [9:0] rframeAddr, tframeAddr;
75 tri [31:0] dataBus;
76 reg [31:0] data.ldata;
77
78 /* Interrupt FC-2 processor on S0F */
79 assign irq = rframe;
80 assign rttov = setRTTOV ? rtTOV : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzz
zzzz;
81 // assign tdataWire = txRequest ? tdata : 32’bzzzzzzzzzzzzzzzzzzzzz
zzzzzzzzzzz;
82 assign tdataWire = de ? tdata : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
83 assign dataBus = we ? 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz : data;
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84
85 assign out = stream;
86 assign outq = streamq;
87
88 always®(in or inq) begin link = in; end
89
90 always®(posedge clock or negedge reset) begin
91 if("reset) begin
92 rtTOV <= 100;
93 dataResponse <= 0;
94 mbufferCred <= 2;
95 tdata <= 32,b00000000000000000000000000000000;
96 txRequest <= 0;
97 laddr <= 0;
98 de <= 0;
99 enableCRC <= 0;
100 lwriteTx <= 0;
101 lloopback <= 0 ;
102 ldata <= 32’bOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO;
103 lenableBBFlowCtrl <= 0;
104 lrxbufRelease <= 2’bll;
105 end else begin
106 rtTOV <= nrtTOV;
107 dataResponse <= ndataResponse;
108 mbufferCred <= nmbufferCred;
109 tdata <= ntdata;
110 txRequest <= ntxRequest;
111 laddr <= caddr;
112 de <= nde;
113 enableCRC <= nenableCRC;
114 lwriteTx <= writeTx;
115 lloopback <= loopback;
116 ldata <= data;
117 lenableBBFlowCtrl <= enableBBFlowCtrl;















124 always®(in or inq or stream or streamq) begin
125 err = (in == inq) II (stream == streamq) ? l’bl : 1’bO;
126 end
127
128 /* Demux addr lines to correct values */
129 always®(addr or data or ldata or dataBus or we or rfdata or tdata
or rdata or txRequest or txDone or rxbufRelease or lloopback or loopback or enab 
leBBFlowCtrl or enableCRC or setRTTOV or mbufferCred or reset or laddr or lwrite 
Tx or writeTx or status or state or tdataWire or renable or rframe or rxBufStatu 
s or lrxbufSel or rxbufSel or rtTOV or LESB_link_failure or LESB_invalid_word or LESB_invalidj
130 tframeAddr = 0;
131 rframeAddr = 0;
132 berr = 0 ;
133 ndataResponse = 0;
134 setRTTOV = 0;
76
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135 caddr = addr;
136 ntdata = 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
137 nmbufferCred = mbufferCred;
138 nde = 0;
139 nenableCRC = enableCRC;
140 writeTx = lwriteTx;
141 loopback = lloopback;
142 data = ldata;
143 enableBBFlowCtrl = lenableBBFlowCtrl;
144 rxbufRelease = lrxbufRelease;
145 nrtTOV = rtTOV;
146 rxbufSel = lrxbufSel;
147 if(writeTx && status[0]) begin
148 writeTx = 0;
149 end
150 ntxRequest = writeTx;
151 txDone = 0;
152 if(reset == 0) begin
153 ntxRequest = 0;
154 rxbufSel = 0;
155 rxbufRelease = 2 ’bll;
156 loopback =0;
157 enableBBFlowCtrl = 0;
158 ntxRequest = 0;
159 writeTx = 0;
160 caddr = 0 ;
161 end else begin
162 if(txRequest) begin
163 tframeAddr = laddr[9:0];
164 end
165 casex(addr)
166 1 2’b01xxxxxxxxxx: begin // transmit buffer address
167 data = tdataWire;
168 nde = we;
169 ntdata = we ? dataBus : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz
zz;
170 tframeAddr = txRequest ? laddr[9:0] : addr[9:0];
171 ntxRequest = we;
172 writeTx = we;
173 end
174 12’blOxxxxxxxxxx: begin // receive buffer address
175 rframeAddr = addr[9:0];
176 data = rfdata;
177 berr = we ? l’bl : 1’bO; // this register is r
ead only
178 txDone = txRequest ? l’bl : 1’bO;// we are not longer writ
ing
179 end
180 12’b000000000000: begin // register control block address
181 /* Status */
182 data = {2 0’b00000000000000000000,state,renable,rframe,stat 
us, rxBufStatus};
183 berr = we ? l’bl : 1’bO; // this register is re
ad only




187 /* Buffer Control */
188 if (we) begin
189 rxbufSel = dataBus[2];
190 rxbufRelease= dataBus[4:3];
191 loopback = dataBus[5];
192 end else begin
77
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txDone = txRequest ? l’bl : 1’bO;// we are not longer writ
end
12’bOOOOOOOOOOlO: begin 
/* Flow Control */ 
if (we) begin
enableBBFlowCtrl = dataBus[0] ; 
nenableCRC = dataBus[1]; 
setRTTOV = dataBus[2]; 
end else begin



















































txDone = txRequest ? l’bl : 1’bO;// we are not longer wri
end
12’bOOOOOOOOOOl1: begin 
/* Buffer Credit */ 
if (we) begin
nrtTOV = dataBus; 
end else begin
nrtTOV = rtTOV; 
data = rtTOV;
end
txDone = txRequest ? l’bl
end
12’bOOOOOOOOOlOO: begin 
/* Data Response */ 
berr = we ? 1’bO : l’bl; 
ndataResponse = dataBus; 
txDone = txRequest ? l’bl
1’bO;// we are not longer writ
1’bO;// we are not longer writ
end
1 2’b000000000101: begin
/* Max. buffer credits to allow for flow control */ 
if (we) begin
nmbufferCred = dataBus; 
end else begin
nmbufferCred = mbufferCred; 
data = mbufferCred;
end
txDone = txRequest ? i’bl : 1’bO;// we are not longer writ
end
1 2’b000000000110: begin
/* LESB - link failure */ 
berr = we ? I’bl : 1’bO; 
data = LESB_link_failure; 
txDone = txRequest ? l’bl
end
1 2’b000000000111: begin
/* LESB - invalid word */ 
berr = we ? l’bl : 1’bO; 
data = LESB_invalid_word; 
txDone = txRequest ? l’bl
end
1 2’b000000001000: begin
/* LESB - invalid CRC */
// this register is read only 
1’bO;// we are not longer writ
// this register is read only 
1’bO;// we are not longer writ
78
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berr = we ? l’bl : 1’bO; 
data = LESB_invalid_CRC; 
txDone = txRequest ? l’bl :
end
1 2’b000000001001: begin
/* LESB - loss of signal */ 
berr = we ? l’bl : 1’bO; 
data = LESB_loss_signal; 
txDone = txRequest ? l’bl :
end
12’b000000001010: begin
/* LESB - loss of sync. */ 
berr = we ? l’bl : 1’bO; 
data = LESB_loss_sync; 
txDone = txRequest ? l’bl :
end
1 2’b000000001011: begin
/* LESB - proto error */ 
berr = we ? i’bl : 1’bO; 
data = LESB_proto_error; 
txDone = txRequest ? l’bl :
end
1 2’b000000001110: begin
/* reveive data passthrough 
berr = we ? l’bl : 1’bO; 
data = rdata;
txDone = txRequest ? l’bl :
end
i2 ’b000000001111: begin
berr = we ? l’bl : 1’bO; 
data = bufferCred; 
txDone = txRequest ? l’bl
end
endcase
end // else reset condition end
// this register is read only 
1’bO;// we are not longer writ
// this register is read only 
1’bO;// we are not longer writ
// this register is read only 
1’bO;// we are not longer writ
// this register is read only 
1’bO;// we are not longer writ
* /
// this register is read only 
1’bO;// we are not longer writ
// this register is read only 




wire clock, fclock, reset, in, inq, we, out, outq, err, berr, irq; 
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304
\ \ .
PDU24DGZ dataBus_10_pad(.OEN(~we), .I(dataBus[10]) .C(dataBus[10]
’305 
\ \ .
PDU24DGZ dataBus_ll_pad(.0EN("we), .I(dataBus[11]) .C(dataBus[11]
’306 
\ \ .
PDU24DGZ dataBus_12_pad(.OEN(~we), .I(dataBus[12]) .C(dataBus[12]
’307
N \ .
PDU24DGZ dataBus_13_pad(.OEN("we), .I(dataBus[13]) .C(dataBus[13]
’308 
\ \ .
PDU24DGZ dataBus_14_pad(.OEN("we), .I(dataBus[14]) .C(dataBus[14]
’309 
\ \ .
PDU24DGZ dataBus_15_pad(.OEN("we), .I(dataBus [15]) .C(dataBus[15]




PDU24DGZ dataBus_17_pad(.0EN("we), .I(dataBus[17]) .C(dataBus[17]
’312 
\ \ .
PDU24DGZ dataBus_18_pad(,0EN("we), .I(dataBus[18]) .C(dataBus[18]
’313 
\ .
PDU24DGZ dataBus_19_pad(.0EN("we), .I(dataBus[19]) .C(dataBus[19]
’314
\  \  .
PDU24DGZ dataBus_20_pad(.OEN("we), .I(dataBus[20]) .C(dataBus[20]
’315 PDU24DGZ dataBus_21_pad(.0EN("we), .I(dataBus[21]) .C(dataBus[21]
’316 
\ \ .
PDU24DGZ dataBus_22_pad(.OEN("we), .I(dataBus[22]) .C(dataBus[22]
’317 
) 1 ■
PDU24DGZ dataBus_23_pad(.0EN("we), .I(dataBus[23]) .C(dataBus[23]
’318 
\ .
PDU24DGZ dataBus_24_pad(.OEN("we), .I(dataBus[24]) .C(dataBus[24]
’319
•j ■) •
PDU24DGZ dataBus_25_pad(.0EN("we), .I(dataBus[25]) .C(dataBus[25]
’320 
\ \ .
PDU24DGZ dataBus_26_pad(.OEN("we), .I(dataBus[26]) .C(dataBus[26]
’321 
) 1 •
PDU24DGZ dataBus_27_pad(.0EN("we), .I(dataBus[27]) .C(dataBus[27]
’322 
\ .
PDU24DGZ dataBus_28_pad(.0EN("we), .I(dataBus[28]) .C(dataBus[28]
’323 
) 1 •
PDU24DGZ dataBus_29_pad(.OEN("we), .I(dataBus[29]) .C(dataBus[29]
’324 
1) •
PDU24DGZ dataBus_30_pad(.0EN("we), .I(dataBus[30]) .C(dataBus[30]
’325
));
PDU24DGZ dataBus_31_pad(.0EN("we), .I(dataBus[31]) .C(dataBus[31]
326
327 /* Address Bus */
328 PDIDGZ addr_0_pad(.C(addr[0]));
329 PDIDGZ addr_l_pad(.C(addr[1] )) ;
330 PDIDGZ addr_2_pad(.C(addr[2] ) ) ;
331 PDIDGZ addr_3_pad(.C(addr[3]));
332 PDIDGZ addr_4_pad(.C(addr[4] ));
333 PDIDGZ addr_5_pad(.C (addr[5]));
334 PDIDGZ addr_6_pad(.C(addr[6])) ;
335 PDIDGZ addr_7_pad(.C(addr[7]));
336 PDIDGZ addr_8_pad(.C(addr[8] )) ;
337 PDIDGZ addr_9_pad(.C(addr[9] ) ) ;
338 PDIDGZ addr_10_pad(.C(addr[10]));
339 PDIDGZ addr_ll_pad(.C(addr[11])) ;
340 PDIDGZ we_pad(.C(we));
341
342 /* FC Link */
80
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PDIDGZ inq_pad(.C(inq)) ; 
PD024CDG out _pad(.I(out)) ; 
PD024CDG outq_pad(.I(outq)) ;




/* Other outputs */
PD024CDG err_pad(.I(err)); 




This file contains the code for a Fibre Channel port.
1 // FC-l.v
2 // Fibre Channel level 1 functionality
3 // Till Kuendiger
4
5 ‘timescale Ins/lOps
6 ‘include "fc-macros_0 .1 .v"
7
8 // FC Port state macros
9 ‘define AC 0
10 ‘define LR1 1
11 ‘define LR2 2
12 ‘define LR3 3
13 ‘define LF1 4
14 ‘define LF2 5
15 'define 0L1 6
16 ‘define 0L2 7




21 // FC Port module
22 // Contains one Rx, one Tx and FC_Port FSM for link recovery.
23 //
24 // This is the "highest level" FC-1 module
25 module portFC(status, rxbufSel, rxBufStatus, rxbufRelease, setRTTOV, m 
bufferCred, bufferCred, enableBBFlowCtl, enableCRC, rtTOV, tdata, txRequest, txF 
rameAddr, txDone, rfdata, rdata, raddr, renable, rframe, dataResponse, LESB_link
.failure, LESB_loss_sync, LESB_loss_signal, LESB_proto_error, LESB_invalid_word,








input txRequest; // Request to send another Fr
// FC-2 response to received
// Frame segment base address 
// receive buffer read addres
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enter internal loopback mode
38 input
39 input 





















// Rx buffer "finished" flags 
// max. buffer to buffer cred 
// set high to enable Buffer-
// set high to enable CRC gen
// set high if the port is to
// serial FC input stream 
// set high in order to write
46 wire txRequest;
47 wire [31:0] dataResponse;
48 wire [9:0] txFrameAddr;
49 wire [9:0] raddr;
50 wire [1 :0] rxbufRelease;









60 inout [31:0] tdata; // Tx Buffer data
61 inout [31:0] rtTOV; // Settable RTTOV
62





68 output [2 :0] status;
69 output [1 :0] rxBufStatus;
70 output [31:0] rfdata;
71 output [4:0] state;



























LESB_loss_sync; reg [31:0] LESB_loss_sync,
LESB_loss_signal; reg [31:0] LESB_loss_signal
LESB_proto_error; reg [31:0] LESB_prot o_error
LESB_invalid_word; reg [31:0] LESB_invalid_wor
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86 reg [31:0] lrxdata, llrxdata;
87 wire [ 3 1 : 0 ] tword;
88 wire rZ;
89 wire LOS;
90 wire [6 :0] sig; // enumerated recieved signal/
sequence/events
91 reg [6 :0] lsig, rsig, nrsig;
92 wire timeout; // RT-timeout
93 reg inRx; // input to portRx module
94 wire out; // output from portTx
95 wire outq;
96 wire [31:0] rfdata;
97 reg ltxRequest;
98 reg linkOut, linkOutq;
99 reg [3:0] cycle,scycle.nscycle,lcycle;
100 reg rxerr; // receive error
101 reg [4:0] state; // FC port state
102 reg [4:0] nstate; // FC port state next clock cycle
103 reg enableq.lenableq;
104 reg [9:0] 0Ll_count; // counter to keep track of time
spent in ‘0L1 state
105 reg [9:0] n0Ll_count;
106 reg [31:0] ntword; // next word to be transmitted
107 reg [31:0] qtword; // next transmit word latched to t
ransmit <queue
108 reg [31:0] tpword;
109 reg renable; // enable received word storage
110 reg rframe; // set high receiving K-words
111 reg nrframe;
112 wire [2 :0] qstatus;
113 wire [5:0] nrxBufCtl;
114 reg [5:0] rxBufCtl;
115 reg pqstateO;
116 reg [31:0] bufferCred; // buffer-to-buffer credit
117 reg [31:0] nbufferCred; // new value for b-to-b cred.
118
119 reg [31:0] rttov; // reciever-transmitter time-out v
alue
120 wire [31:0] nrttov;










131 wire rxrec; // high which a new data word (32-bits)
has been Rx’ed
132
133 assign status = qstatus;
134
135 portRx rx(.Z(rZ),.LOS(LOS),.data_out(rxdata), .recWord(rxrec),
.err(errRx), .clock(clock),.fclock(fclock),.reset(reset), .in(inRx));
136 compareRx cmprx(.timeout(timeout), .revent(sig), .data(rxdata),.Z( 
rZ), .LOS(LOS), .clock(clock), .reset(reset));
137 rxBuffer rxbuf(.clock(clock), .reset(reset), .rdata(rdata), .bufS 
el(rxBufStatus), .bufferCtl(rxBufCtl), .addr(raddr), .data(rfdata), .enableCRC(e 
CRC), .crc_error(crc_error));
138 rtTimer rttimer(.clock(clock), .reset(reset), .enable(enableRTT 
OV), .timeout(timeout), .rttov(rttov));
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139 portTx tx(.clock(clock),.fclock(fclock),.reset(reset), .data(t 
pword), .Z(tpZ), .out(out), .outq(outq));
140 queueTx tqueue(.clock(clock),.reset(reset),.enable(enableq),.or 
deredSet(qtword), .bufferAddr(txFrameAddr), .txData(tdata), .txDone(txDone), .tx 
enable(txRequest), .qstate(qstatus), .enableCRC(eCRC), .outZ(tZ), .txout(tword))
141
142 // buffer serial link //
143 //always®(posedge fclock) begin in = linkln; end
144 always®(posedge fclock) begin linkOut = out; end
145 always®(posedge fclock) begin linkOutq = outq; end
146 always®(posedge fclock) begin inRx = loopback ? out : linkln; end
147
148 // RX-Buffer Control signals
149 assign nrxBufCtl[3] = rxbufSel;
150 assign nrxBufCtl[5:4] = rxbufRelease;
151 assign nrxBufCtl[0] = nrxBufCtlO;
152 assign nrxBufCtl[l] = nrxBufCtll;
153 assign nrxBufCtl[2] = nrxBufCtl2;
154 // RT timeout control values
155 assign rtTOV = setRTTOV ? 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz : r 
ttov;
156 assign nrttov = setRTTOV ? rtTOV : rttov;
157
158 always®(posedge clock or negedge reset) begin
159 if("reset) begin
160 state <= 0L1;
161 rxerr <= 0 ;
162 eCRC <= 0;
163 rttov <= 100;
164 rframe <= 0;
165 renable <=0; // what does this do?
166 0Ll_count <= 0;
167 bufferCred <= 1;
168 rxBufCtl[2:0] <= 0;
169 tpZ <= 0;
170 tpword <= ‘0LS;
171 qtword <= 0;
172 // LESB //
173 LESB_link_failure <=0;
174 LESB_loss_sync <= 0;
175 LESB_loss_signal <= 0;
176 LESB_proto_error <= 0;
177 LESB_invalid_word <= 0;
178 LESB_invalid_CRC <= 0;
179 // keep track of cyclic machine state
180 cycle <= 4 ’blOOO;
181 rsig <= ‘e_null;
182 scycle <= 0 ;
183 lsig <= ‘e_null;
184 lrxdata <= 0;
185 llrxdata <= 0;
186 lcycle <= 0 ;
187 ltxRequest <= 0;
188 lenableq <= 0 ;
189 end else begin
190 tpZ <= tZ;
191 tpword <= tword;
192 qtword <= ntword;
193 eCRC <= enableCRC;
194 state <= nstate;
195 rxerr <= errRx;
196 rdata <= nrdata;
197 rttov <= nrttov;
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198 rframe <= nrframe;
199 pqstateO <= qstatus[0];
200 rxBufCtl <= nrxBufCtl;
201 OLl_count <= nOLl_count;
202 Tenable <= nrenable;
203 bufferCred <= nbufferCred - (qstatus[0] == 1 && pqstateO = 
= 0) ? l’bl : 1’bO ; // nnbufferCred
204 // LESB //
205 LESB_link_failure <= nLESB_link_failure;
206 LESB_loss_sync <= nLESB_loss_sync;
207 LESB_loss_signal <= nLESB_loss_signal;
208 LESB_proto_error <= nLESB_proto_error;
209 LESB_invalid word <= nLESB_invalid_word;
210 LESB_invalid_CRC <= nLESB_invalid_CRC;
211 // keep track of cyclic machine state
212 cycle <= cycle == 4 ’bl000 ? 4 ’b0001 : cycle «  1;
213 rsig <= nrsig;
214 lsig <= rsig;
215 scycle <= nscycle;
216 lcycle <= cycle;
217 lrxdata <= rxdata;
218 llrxdata <= lrxdata;
219 ltxRequest <= txRequest;




224 always®(rxerr or LESB_invalid_word) begin
225 if(rxerr) begin
226 nLESB_invalid_word = LESB_invalid_word + 1;
227 end else begin




232 always®(crc_error or LESB_invalid_CRC) begin
233 if(crc_error) begin
234 nLESB_invalid_CRC = LESB_invalid_CRC + 1;
235 end else begin




240 always®(enableBBFlowCtl) begin enableRTTOV = enableBBFlowCtl; end
241
242 // sync, recieve signal event’s
243 always®(sig or rsig or cycle or scycle or LOS) begin
244 nrsig = rsig;
245 nscycle = scycle;
246 if(LOS) begin
247 nrsig = ‘e_null;
248 nscycle = 0;
249 end else if(scycle == 0) begin // first sig after LOS goes low
250 if(sig != ‘e_null) begin
251 nscycle = cycle;
252 nrsig = sig;
253 end
254 end else if(cycle == scycle)begin





260 // FC-1 Link Level FSM
261 // --------------------
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262 //
263 // The FC-1 FSM operates on a 4 cycle machine
264 // In order to account for timing considerations for other modules
265 // which have continues data throughput we must ensure that only t
266 // correct type of event happens in each cycle
267 //
268 // Cycle:
269 // (1) handle output assignment (to txqueue)
270 // (2) handle event signals which cause state transissions
271 // (3) handle SOC interface
272 // (4) handle local buffer operations
273 //
274 // All signals which occure outside of the allocated cycle must
275 // be held constant (at previous values) until it is appropriate
276 //
277 always®(rsig or state or cycle or LESB_loss_signal or LESB_loss_sy 











nLESB_link_failure = LESB_link_failure; 
nLESB_loss_sync = LESB_loss_sync; 
nLESB_proto_error = LESB_proto_error; 
nLESB_loss_signal = LESB_loss_signal; 
nOLl_count = 0Ll_count; 
nstate = state; 




288 ‘eJLr: begin nstate = 'LR2; end /
/ L »  LR
289 ‘e_ols: begin nstate = ‘0L2; end /
/ L »  OLS
290 ‘e_nos: begin nstate = ‘LF1; end /
/ L »  ‘NOS
291 ‘e_loss_sync: begin nstate = ‘LF2; nLESB
loss sync = LESB loss sync + 1 end
292 ‘e_loss_sig: begin nstate = ‘LF2; nLESB
_loss_signal = LESB_loss_signal + 1; end
293 default: // all other events stay i
n AC











‘e_lr: begin nstate = ‘LR2; e
‘e_lrr: begin nstate = (LR3; e
nd
301 ‘e_nos: begin nstate = ‘LF1; e
nd
302 ‘e_ols: begin nstate = ‘0L2; e
nd
303 ‘e_idle: begin nstate = ‘LRl; e
nd





‘e_loss_sync: begin nstate = 'LRl; e
‘e_loss_sig: begin nstate = 'LF2; n
LESB_loss signal = 
307
LESB_loss_signal + 1; end
‘e_rttov_timeout : begin nstate _ 'LF2; n
LESB_link_failure = LESB_link_failure + 1; end
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‘e_lr: begin nstate ‘LR2; e
nd
314 ‘e_lrr: begin nstate = ‘LR3; e
nd









‘e_ols: begin nstate = ‘0L2; e
‘e_idle: begin nstate * ‘AC; e
‘e_loss_sync: begin nstate = ‘LR2; e
‘e_loss_sig: begin nstate =5 ‘LF2; n
LESB_loss signal = 
320
LESB_loss_signal + 1; end









= LESB_link_failure + 1; end 





‘e_lr: begin nstate ‘LR2; e
nd
327 ‘e_lrr: begin nstate = ‘LR3; e
nd
328 ‘e_nos: begin nstate = ‘LF1; e
nd





‘e_idle: begin nstate 'AC; e
‘e_loss_sync: begin nstate = ‘LR3; e
nd
332 ‘e_loss_sig: begin nstate = ‘LF2; n
LESB_loss signal = 
333
LESB_loss_signal + 1; end
‘e_rttov_timeout: begin nstate _ ‘ LF2 ; n
LESB_link failure 
334
= LESB_link_failure + 1; end 











‘e_lr: begin nstate ‘LR2; e
nd
340 ‘e_lrr: begin nstate = ‘LF1; e
nd
341 ‘e_nos: begin nstate = ‘LF1 ; e
nd
342 ‘e_ols: begin nstate = ‘0L2; e
nd
343 ‘e_idle: begin nstate = ‘LF1; e
nd
344 ‘e_loss_sync: begin nstate = ‘LR3; n
LESB_loss_sync = LESB_loss_sync + 1; end
345 ‘e_loss_sig: begin nstate — ‘LF2; n
LESB_loss signal = 
346
LESB_loss_signal + 1; end
‘e_rttov_timeout: begin nstate = ‘LF2; n
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LESB_link_failure + 1; end 

















352 ‘e_lr: begin nstate = ‘LF2; e
353 ‘e_lrr: begin nstate = ‘LF2; e
354 ‘e_nos: begin nstate = ‘LF1; e
355 ‘e_ols: begin nstate = ‘0L2; e
356 ‘e_idle: begin nstate = ‘LF2; e
357 ‘e_loss_sync: begin nstate = ‘LF2; e
358 ‘e_loss_sig: begin nstate = ‘LF2; e
359 ‘e _rtt ov_t ime out begin nstate = ‘LF2; e




364 if(0Ll_count == 133) begin // wait for at leas
3 ms 
365 nOLl_count = 0;
366 case(rsig)
367 ‘e_lr: begin nstate = ‘LR2; e
368 ‘e_lrr: begin nstate = '0L1; e
369 ‘e_nos: begin nstate = ‘LF1; e
370 ‘e_ols: begin nstate = ‘0L2; e
371 ‘e_idle: begin nstate = ‘0L1; e
372 ‘e_loss_sync: begin nstate = ‘LF2; e
373 ‘e_loss_sig: begin nstate = ‘LF2; e
374 ‘e_rttov_timeout begin nstate = ‘ 0L3 ; e
375 default: begin nstate = ‘ 0L1; e
376 endcase
377 end else begin
378 nstate = ‘0L1;





384 ‘e_lr: begin nstate = ‘LR2; e
385 ‘e_lrr: begin nstate = ‘LR3; e
386 ‘e_nos: begin nstate = ‘LF1; e
387 ‘e_ols: begin nstate = ‘0L2; e
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LESB_loss_sync = LESB_loss_sync + 1; end
390 ‘e_loss_sig: 
LESB_loss_signal = LESB_loss_signal + 1; end
391 ‘e_rttov_timeout: 













begin nstate = ‘0L2; e 
begin nstate = ‘0L3; n 
begin nstate = ‘0L3; n 
begin nstate = ‘0L3; n 










397 ‘e_lr: begin nstate = ‘LF2; e
398 ‘e_lrr: begin nstate = ‘LF2; e
399 ‘e_nos: begin nstate = ‘LF1; e
400 ‘e_ols: begin nstate = ‘0L2; e
401 ‘e_idle: begin nstate = ‘0L3; e
402 ‘e_loss_sync: begin nstate = ‘0L3; e
403 ‘e_loss_sig: begin nstate = ‘0L3; e
404 ‘e_rttov_timeout: begin nstate = ‘0L3; e




















always®(cycle or qtword or dataResponse or state or lenableq) begi
416 ntword = qtword;
417 enableq = lenableq;
418 if(cycle == 4 ’bOOOl) begin




423 ntword = 
ponses if any to transmit queue
424 end
= l ;
dataResponse; // send FC-2 res
425 ‘LR1: begin
426 ntword = ‘LR;
427 end
428 ‘LR2: b e g in
429 ntword = ‘LRR;
430 end
431 ‘LR3: begin
432 ntword = ‘ IDLE;
433 end
434 ‘LF1: begin
435 ntword = ‘0LS;
89
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.













































: bufferCred + 1;
462
end
always®(mbufferCred or bufferCred or rsig or state or ltxRequest o
nbufferCred = bufferCred; 
if(state == ‘AC) begin
if(rsig == ‘e_r_rdy &( ltxRequest == l’bl && txRequest ==
nbufferCred = bufferCred; 
end else if(ltxRequest == l’bl 
nbufferCred = bufferCred ==
txRequest == 1’bO) begin 





































end else if(rsig == ‘e_r_rdy) begin
nbufferCred = bufferCred == mbufferCred ? mbufferCred
end
always®(state or llrxdata or rsig or lcycle or scycle or rxrec) be
nrdata = 32’b00000000000000000000000000000000; 
nrenable = 0 ; 
nrframe = 0 ; 
nrxBufCtlO = 0; 
nrxBufCtli = 0; 
nrxBufCtl2 = 0; 
if(state == ‘AC) begin 
case(rsig)
// Receice Start of Frame
‘e_sofcl,‘e_sofil, ‘e_sofi2 , ‘e_sofnl, 'e_sofn2 , ‘e_so
‘e_sofn3, ‘e_sofc4, ‘e_sofi4, ‘e_sofn4, ‘e_soff: 
begin




nrenable = rxrec ? l’bl : 1’bO; 
nrframe = 1; 
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493 nrenable = rxrec ? l’bl : 1’bO;




498 // no signal -> send all Rx’ed data to FC-2 <-
499 nrxBufCtlO = lcycle == scycle ? l’bl : 1’bO;
500 nrxBufCtli = 0;
501 nrxBufCtl2 = 0;
502 nrdata = llrxdata;








511 // Receiver-Transmit timeout value module
512 //
513 // Output
514 // timeout is high when the timeout event occures
515 //
516 // Input
517 // rttov is the number of milliseconds of the new desired timeo
ut period










528 reg [31:0] value;
529 reg [16:0] msec;
530 reg [31:0] nvalue;
531
532 always®(posedge clock or negedge reset) begin
533 if("reset) begin
534 value <= 100;
535 msec <= 0;
536 end else begin
537 msec <= (msec == 106250) ? 0 : msec + 1;




542 always®(msec or enable or value or rttov) begin
543 if(enable) begin
544 if (msec == 106250) begin // one millisecond has happend o 
n a 106.25MHz clock
545 nvalue = value - 1;
546 end else begin
547 nvalue = value;
548 end
549 end else begin




554 assign timeout = (value == 0) ? l’bl : 1’bO;
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// Receive Buffer Select module
// Stores received frame data in next available buffer. Receiv
560 // frame data may be pulled from FC-2 for processing.
561 //
562 // bufferCtl expansion:
563 // bit 0 high if currently receiving frame data
564 // bit 1 high if S0F
565 // bit 2 high if EOF
566 // bit 3 rxbuffer read select for FC-2
567 // bits 4->5 rxbuffer "finished flags"




571 input [5:0] bufferCtl; // buffer control block
572 input [31:0] rdata; // Rx’ed data
573
*1
input [9:0] addr; // read address for FC-2 connectio
574 input enableCRC; // set high to enable CRC checking
for current frame
575
576 output [31:0] data; // data lines for FC-2 connec
tion
577 output [1:0] bufSel;
578 output crc_error; // set high if CRC error is dete
\ s  u c u
579 // after EOF
580
581 reg [31:0] rxdat a,nrxdat a;
582 reg [31:0] data;
583 reg [9:0] rxaddr; // current buffer receice offset
584 reg [9:0] nrxaddr;
585 reg [1:0] bufSel, nbufSel;
586 reg [31:0] crc;
587 reg [31:0] rcrc;
588 reg crc_error;
589 reg [31:0] nncrc;
590 reg lbufferCtlO;
591
592 wire [31:0] ncrc;
593 wire [31:0] datal, data2; // read data from rx buffers
594
595 cache_hdss2_538r rxbufl(.clock(clock), 
ddr), .addrb(addr), .dia(rxdata), .dob(data2));
596 cache_hdss2_538r rxbuf2(.clock(clock), 



















always®(posedge clock or negedge reset) begin 
if("reset) begin
rxaddr <= lO’bOOOOOOOOOO; 
bufSel <= 2’bOl;
rxdata <= 32’b00000000000000000000000000000000; 
lbufferCtlO <=0;
crc <= 32’bOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO; 
end else begin
rxdata <= nrxdata; 
rxaddr <= nrxaddr;
92
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A. D E SIG N  VERILO G  CODE
610 bufSel <= nbufSel;
611 lbufferCtlO <= bufferCtl[0];
612 crc <= enableCRC ? ncrc & nncrc : 32’bOOOOOOOOOOOOOOOOOOOO
000000000000;
613 // store last Rx’ed data word for CRC compare





618 // reset CRC reg when receiving new frame
619 always®(bufferCtl[1]) begin
620 if(bufferCtl[1]) begin
621 nncrc = 32’b00000000000000000000000000000000;
622 end else begin




627 // check if CRC error has occured
628 always®(enableCRC or bufferCtl[2] or crc or rcrc) begin
629 if(enableCRC && (rcrc != crc) && bufferCtl [2]) begin
630 crc_error = 1;
631 end else begin




636 // process input Rx data
637 always®(lbufferCtlO or bufferCtl[5:4] or bufSel) begin






644 2’blx: begin nbufSel = 2’blO; end





650 2’bxl: begin nbufSel = 2 ’bOl; end




655 end else begin // not currently receiving any frame
data




660 // store next value at next address for this frame
661 always®(bufferCtl[1:0] or rxaddr or rdata or rxdata)begin
662 if(bufferCtl[1] == 1) begin
663 nrxaddr = 0;
664 nrxdata = rdata;
665 end else if(bufferCtl[0] == 1) begin
666 nrxaddr = rxaddr + 1;
667 nrxdata = rdata;
668 end else begin
669 nrxaddr = rxaddr;
670 nrxdata = rxdata;
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674 // process pull requests from FC-2
675 always®(addr or bufferCtl[3] or datal or data2) begin
676 case(bufferCtl[3])
677 0: begin data = datal; end







685 // Rx Compare module
686 // Input compare the incomming K-Words and generate appropriate
events
687 // for FC port state transission
688 module compareRx(timeout, revent, data, Z, LOS, clock, reset);
689 input clock;
690 input reset;





696 output [6:0] revent;
697
698 reg [6:0] revent;
699 reg [6:0] nevent;
700
701 always®(posedge clock or negedge reset) begin
702 if("reset) begin
703 revent <= ‘e_null;
704 end else begin




709 always®(data or Z or LOS or timeout) begin
710 nevent = ‘e_null;
711 if(timeout && "LOS) begin
712 nevent = ‘e_rttov_timeout;
713 end else if (LOS && timeout) begin
714 nevent = ‘e_loss_sync;
715 end else if(data && Z) begin
716 casex(data)
717 ‘SOFcl begin nevent = ‘e_sofcl; end
718 ‘SOCil begin nevent = ‘e_sofil; end
719 ‘S0Fi2 begin nevent = ‘e_sofi2 ; end
720 ‘SOFnl begin nevent = ‘e_sofnl; end
721 ‘S0Fn2 begin nevent = ‘e_sofn2 ; end
722 ‘S0Fi3 begin nevent = ‘e_sofi3; end
723 ‘S0Fn3 begin nevent = ‘e_sofn3; end
724 ‘S0Fc4 begin nevent = 'e_sofc4; end
725 ‘S0Fi4 begin nevent = ‘e_sofi4; end
726 ‘S0Fn4 begin nevent = ‘e_sofn4; end
727 ‘SOFf: begin nevent = ‘e_soff; end
728 ‘EOFtn begin nevent = ‘e_eoftn; end
729 ‘EOFtp begin nevent = ‘e_eoftp; end
730 EOFdtn: begin nevent = ‘e_eofdtn; end
731 ‘EOFdtp: begin nevent = ‘e_eofdtp; end
732 EOFan begin nevent = ‘e_eofan; end
733 ‘EOFap begin nevent = ‘e_eofap; end
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734 ‘EOFnn: begin nevent = ‘e_eofnn; end
735 ‘EOFnp:
‘EOFnin:
begin nevent = ‘ e_eofnp; end
736 begin nevent = ‘e_eofnin; end
737 'EOFnip: 
‘EOFdtin:
begin nevent = ‘e_eofnip; end
738 begin nevent = ‘e_eofdtin; end
739 ‘EOFdtip:
‘EOFrtn:
begin nevent = ‘e_eofdtip; end
740 begin nevent = ‘e_eofrtn; end
741 ‘EOFrtp: begin nevent = ‘e_eofrtp; end
742 ‘EOFrtin: begin nevent = ‘e_eofrtin; end
743 ‘EOFrtip: begin nevent = ‘e_eofrtip; end
744 'IDLE: begin nevent = ‘e_idle; end
745 ‘R_RDY: begin nevent = ‘e_r_rdy; end
746 ‘BB SCs: begin nevent = ‘e_bb_scs; end
747 ‘BB.SCr: begin nevent = ‘e_bb_scr; end
748 'VC_RDY: begin nevent = ‘e_vc_rdy; end
749 ‘NOS: begin nevent = 'e_nos; end
750 'OLS: begin nevent = ‘e_ols; end
751 ‘LR: begin nevent = ‘e_lr; end
752 'LRR: begin nevent = ‘e_lrr; end
753 ‘SYNx: begin nevent = ‘e_synx; end
754 ‘SYNy: 
‘SYNz:
begin nevent = ‘e_syny; end








This file contains the code for the 8b/10b encode and decode modules.
1 // fc-code.v
2 // Fibre Channel level 1 functionallity






8 // Module for piplelined subblock endoding of FC
9 // transmission characters with parity calculation
10 module encodeCharacter(char, byte, Z, clock, reset);
11 input [7:0] byte; // byte to be encoded
12 input reset; //
13 input clock;
14 input Z; // set high if this it to be a Kxx
15 output [9:0] char;
16
17 reg [9:0] char; // transmission character
18 reg [9:0] nchar; // next transmission characer
19 reg [5:0] nnchar;
20 reg [5:0] lnnchar;
21 reg [7:0] lbyte,llbyte; // last input byte
22 reg 1Z, 11Z.111Z; // last input Z
23 reg RD, 1RD, 11RD;
24 wire nRD;
25 reg [4:0] sbO; // 5b sub-block
26 reg [2:0] sbl; // 3b sub-block
27 reg iRD; // intermediate running disparity
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reg [4:0] IsbO; 
reg [4:0] init;
// next iRD
// previous 5’b sub-block
always®(posedge clock or negedge reset) begin 
if("reset) begin 
char <= 0; 
iRD <= 1 
lbyte <= 0 
llbyte <= 0 
IsbO <= 5'biOlOl;
1Z <= 0 
sbO <= 5’blllOO; 
sbl <= 3 ’blOO; 
lnnchar<= 0 
RD <=0 
IRD <= 0 
11RD <= 0 
init <= 9 
end else begin

























<= llbyte [2:0]; 
lnnchar<=nnchar; 
init <= init ? init - 1 : 0 ;
/*$display("RD: %b, sbO 7.b/7.b, RD: 7,b\tRD: 7.b, sbl: 7.b/7.b, 
at time 7od",lRD, sbO, nnchar, niRD, iRD, sbl, nchar[3:0], nRD, $time);
end
end
// we need to know the N+l cycles RD for sub-block 0 so that we ca 
pipe full
calcRD2e calcRD(.newRD(nRD), .RD(RD), .byte(byte), .Z(Z));
// calculate 5b/6b encoding
always®(sbO or 11Z or 11RD) begin 
casex({11Z,11RD,sbO»
8 ’b0000000: begin nnchar = 6’blOOlll
8 ’b0100000: begin nnchar = 6’bOllOOO
8 ’bOOOOOOl: begin nnchar = 6 ’b011101
8 ’b0100001: begin nnchar = 6’bl00010
8 ’b0000010: begin nnchar = 6’blOllOl
8 ’bOlOOOlO: begin nnchar = 6 ’bOlOOlO
8 ’b0x00011: begin nnchar = 6’bll0001
8 ’bOOOOlOO: begin nnchar = 6’bll0101
8 ’bOlOOiOO: begin nnchar = 6’bOOlOlO
8 ’bOxOOlOl: begin nnchar = 6 ’bl01001
8 ’b0x00110: begin nnchar = 6’b011001
8 ’bOOOOlll: begin nnchar = 6’blll000
8 ’b0100111: begin nnchar = 6’b000111
8 ’b0001000: begin nnchar = 6 ’blll001
8’bOlOlOOO: begin nnchar = 6 ’b000110
niRD = 1; end // DOO.y
niRD = 0; end
niRD = 1; end // DOl.y
niRD = 0; end
niRD = 1; end // D02.y
niRD = 0; end
niRD = 0; end // D03.y
niRD = 1; end // D04.y
niRD = 0; end
niRD = llRDjend // D05.y
niRD = llRD;end // D06.y
niRD = 0; end // D07.y
niRD = 1; end
niRD = 1; end // D08.y
niRD = 0; end
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begin nnchar = 6 ’bi00101 
begin nnchar = 6 ’b010101 
begin nnchar = 6’bll0100 
begin nnchar = 6’bOOllOl 
begin nnchar = 6 ’bl01100 
begin nnchar = 6’b011100 
begin nnchar = 6’bOlOlll 
begin nnchar = 6'blOlOOO 
begin nnchar = 6 ’bOllOll 
begin nnchar = 6’blOOlOO 
begin nnchar = 6’blOOOll 
begin nnchar = 6 ’b010011 
begin nnchar = 6’bil0010 
begin nnchar = 6 ’b001011 
begin nnchar = 6’blOlOlO 
begin nnchar = 6’bO11010 
begin nnchar = 6’billOlO 
begin nnchar = 6’bOOOlOl 
begin nnchar = 6’bl10011 
begin nnchar = 6’bOOllOO 
begin nnchar = 6’bl00110 
begin nnchar = 6’bOlOllO 
begin nnchar = 6’bll0110 
begin nnchar = 6’bOOlOOl 
begin nnchar = 6’b001110 
begin nnchar = 6’bOOllll 
begin nnchar = 6’bl10000 
begin nnchar = 6 ’blOlllO 
begin nnchar = 6 ’b010001 
begin nnchar = 6’b011110 
begin nnchar = 6’blOOOOl 
begin nnchar = 6 ’blOlOll 
begin nnchar = 6 ’b010100 
begin nnchar
niRD = llRD;end // D09.y
niRD = URDjend // DIO.y
niRD = 11RD;end // Dll.y
niRD = 0; end // D12.y
niRD = llRD;end // D13.y
niRD = 11RD;end // D14.y
niRD = 1; end // D15.y
niRD = 0; end
niRD = 1; end // D16.y
niRD = 0; end
niRD = 11RD;end // D17.y
niRD = llRD;end // D18.y
niRD = llRD;end // D19.y
niRD = URDjend // D20.y
niRD = 11RD;end // D21.y
niRD = 11RD;end // D22.y
niRD = 1; end // D/K23.y
niRD = 0; end
niRD = 1; end // D24.y
niRD = 0; end
niRD = llRDjend // D25.y
niRD = llRD;end // D26.y
niRD = 1; end // D/K27.y
niRD = 0; end
niRD = llRD;end // D28.y
niRD = 1; end // K28.y
niRD = 0; end
niRD = 1; end // D/K29.y
niRD = 0; end
niRD =1; end // D/K30.y
niRD = 0; end
niRD = 1; end // D31.y
niRD = 0: end
= 6’b000000; niRD =0; end // Err
end
// calculate 3b/4b encoding
always®(sbl or iRD or 111Z or IsbO or lnnchar) begin 
nchar[9:4] = lnnchar; 
casex({111Z,iRD,sbl})




































4 ’bl011 end // D/Kxx.O
4 ’b0100 end
4 ’blOOl end // Dxx.1
4 ’bOllO end // Kxx.1
4 ’bl001 end
4 ’bOlOl end // Dxx.2
4 ’blOlO end // Kxx.2
4 ’bOlOl end
4 ’bll00 end // D/Kxx.3
4 ’b0011 end
4 ’bliOl end // D/Kxx.4
4 ’b0010 end
4 ’blOlO end // Dxx.5
4 ’b0101 end // Kxx.5
4 ’blOlO end
4 ’bOllO end // Dxx.6
4 ’blOOl end // Kxx.6
4 ’bOllO end
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if(IsbO ==17 II IsbO
nchar[3:0] = 4 ’b0111; 
end else begin
nchar[3:0] = 4 ’blllO;
end
// Dxx.7 
18 I I IsbO == 20) beg
end
5 ’b01111: begin
if(IsbO ==11 || IsbO ==13 || IsbO == 14) beg
nchar[3:0] = 4 ’bl000; 
end else begin
nchar[3:0] = 4 ’b0001;
end
end
5 ’bl0111: begin nchar[3:0] = 4 ’b0111; end // Kxx.7 




// Module for piplelined subblock decoding of FC 
// transmission characters with parity calculation 












// transmission character to be decoded 
// set high if this it to be a Kxx.y character
output [7:0] byte; // decoded byte
180 reg RD; // Running disparity bit (1 -> positive, 0 ->
negative)
181 reg err; // error flag
182 reg errO; // error at end of sbO decode
183 reg nerrO, nerrl;
184 reg [7:0] byte; // byte
185 reg [7:0] nbyte; // next byte
186 reg [4:0] nnbyte:; // next next sub-byte
187 reg [4:0] cnbyte:; // current next sub-byte buffer
188 reg [9:0] lchar; // last cycle’s input character
189 reg newRD; // newly calculated RD at end of encode
190 reg [5:0] sbO; // 5b sub-block
191 reg [3:0] sbl; // 3b sub-block
192 reg iRD; // intermediate running disparity
193 reg niRD; // next iRD
194 wire nRD; // next RD
195 reg iZ; // intermediate K value
196 reg niZ; // next iZ
197 reg nZ; // next Z
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205 newRD <= 0;
206 Z <= 0;
207 errO <=0;
208 lchar <= 0;
209 cnbyte<= 0;
210 /* sbO <= 6’bllOOOl
211 sbl <= 4 ’blOOl;
212 end else begin
213 byte <= nbyte;
214 err <= nerrl;
215 iRD <= niRD;
216 newRD <= nRD;
217 RD <= nRD;
218 Z <= nZ;
219 iZ <= niZ;
220 errO <= nerrO;
221 lchar <= char;
222 cnbyte<= nnbyte;
223 /* sbO <= char[9:4];
224 sbl <= lchar [3:0];*
225 end
// does not change RD
226 end
227
228 //we need to know the N+l cycles RD for sub-block 0 so that we ca 
n keep the pipe full
229 calcRD2 calcRD(.newRD(nRD), .RD(RD), .char(char));
230
231 // calculate next iRD for sub-block 1 decode
232 always®(sbO or RD) begin
233 if (sbO [5] + sb0[4] + sb0[3] + sb0[2] + sb0[l] + sb0[0] > 3)
234 niRD =1; // RD positive
235 else if(sb0 == 6 ’blll000)
236 niRD =0; // RD negative
237 else if(sb0[5] + sb0[4] + sb0[3] + sb0[2] + sb0[l] + sb0[0] <
3)
238 niRD =0; // RD negative
239 else if(sb0 == 6’bOOOlll)
240 niRD =1; // RD positive
241 else
242 niRD = RD; //no change
243 end
244
245 // calculate nRD for post sub-block 1 decode processing
246 /* always®(sbl or iRD) begin
247 if (sbl [3] + sbl [2] + sbl [1] + sbl [0] > 2)
248 nRD = 1;
249 else if(sbl == 4 ’bllOO)
250 nRD = 0;
251 else if(sbl[3] + sbl [2] + sbl[1] + sbl[0] < 2)
252 nRD = 0;
253 else if(sbl == 4 ’bOOll)
254 nRD = 1;
255 else




260 always®(char or lchar) begin
261 sbO = char[9:4] ;
262 sbl = lchar[3:0];
263 end
264
265 always®(sbO or RD) begin
266 nerrO = 0;
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267 casex({RD,sbO»
268 7 bOlOOlll begin nnbyte = 5 bOOOOO niZ = 0 end // DOO.y
269 7 blOHOOO begin nnbyte = 5 bOOOOO niZ = 0 end
270 7 bOOlllOl begin nnbyte = 5 bOOOOl niZ = 0 end // DOl.y
271 7 bllOOOlO begin nnbyte = 5 bOOOOl niZ — 0 end
272 7 bOlOHOl begin nnbyte = 5 bOOOlO niZ = 0 end // D02.y
273 7 blOlOOlO begin nnbyte = 5 bOOOlO niZ = 0 end
274 7 bxllOOOl begin nnbyte = 5 bOOOll niZ = 0 end // D03. y
275 7 bOHOlOl begin nnbyte = 5 bOOlOO niZ = 0 end // D04.y
276 7 blOOlOlO begin nnbyte = 5 bOOlOO niZ = 0 end
277 7 bxlOlOOl begin nnbyte = 5 bOOlOl niZ = 0 end // D05.y
278 7 bxOHOOl begin nnbyte = 5 bOOHO niZ = 0 end // D06.y
279 7 bOlllOOO begin nnbyte = 5 bOOlll niZ = 0 end // 007 .y
280 7 blOOOlll begin nnbyte = 5 bOOlll niZ = 0 end
281 7 bOlllOOl begin nnbyte = 5 bOlOOO niZ = 0 end // D08.y
282 7 blOOOHO begin nnbyte = 5 bOlOOO niZ = 0 end
283 7 bxlOOlOl begin nnbyte = 5 bOlOOl niZ = 0 end // D09.y
284 7 bxOlOlOl begin nnbyte = 5 bOlOlO niZ = 0 end // DIO.y
285 7 bxllOlOO begin nnbyte = 5 bOlOll niZ = 0 end // Dll .y
286 7 bxOOHOl begin nnbyte = 5 bOHOO niZ = 0 end // D12.y
287 7 bxlOHOO begin nnbyte = 5 bOHOl niZ = 0 end // D13.y
288 7 bxOlllOO begin nnbyte = 5 bOlllO niZ = 0 end // D14.y
289 7 bOOlOlll begin nnbyte = 5 bOllll niZ = 0 end // D15.y
290 7 bllOlOOO begin nnbyte = 5 bOllll niZ = 0 end
291 7 bOOHOll begin nnbyte = 5 blOOOO niZ = 0 end // D16.y
292 7 bllOOlOO begin nnbyte = 5 blOOOO niZ = 0 end
293 7 bxlOOOll begin nnbyte = 5 blOOOl niZ = 0 end // D17.y
294 7 bxOlOOll begin nnbyte = 5 blOOlO niZ = 0 end // D18.y
295 7 bxllOOlO begin nnbyte = 5 blOOll niZ = 0 end // D19.y
296 7 bxOOlOll begin nnbyte = 5 blOlOO niZ = 0 end // D20.y
297 7 bxlOlOlO begin nnbyte = 5 blOlOl niZ = 0 end // D21.y
298 7 bxOHOlO begin nnbyte = 5 blOHO niZ = 0 end // D22.y
299 7 bOlllOlO begin nnbyte = 5 blOlll niZ = 0 end // D/K23.y
300 7 blOOOlOl begin nnbyte = 5 blOlll niZ = 0 end
301 7 bOHOOll begin nnbyte = 5 bllOOO niZ = 0 end // D24.y
302 7 blOOHOO begin nnbyte = 5 bllOOO niZ = 0 end
303 7 bxlOOHO begin nnbyte = 5 bllOOl niZ = 0 end // D25.y
304 7 bxOlOHO begin nnbyte = 5 bllOlO niZ = 0 end // D26.y
305 7 b O H O H O begin nnbyte = 5 bllOll niZ = 0 end // D/K27.y
306 7 blOOlOOl begin nnbyte = 5 bllOll niZ = 0 end
307 7 bxOOlllO begin nnbyte = 5 blllOO niZ = 0 end // D28.y
308 7 bOOOllll begin nnbyte = 5 blllOO niZ = 1 end // K28.y
309 7 blllOOOO begin nnbyte = 5 blllOO niZ = 1 end
310 7 bOlOlllO begin nnbyte = 5 blllOl niZ = 0 end // D/K29.y
311 7 blOlOOOl begin nnbyte = 5 blllOl niZ = 0 end
312 7 bOOllllO begin nnbyte = 5 bllllO niZ = 0 end // D/K30.y
313 7 bllOOOOl begin nnbyte = 5 bllllO niZ = 0 end
314 7 bOlOlOll begin nnbyte = 5 blllll niZ = 0 end // D31.y
315 7 blOlOlOO begin nnbyte = 5 blllll niZ = 0 end





320 always®(sbl or iRD or errO or cnbyte or iZ) begin
321 nerrl = errO ? l’bl : 1’bO;
322 casex({iZ,iRD,sbl})
323 6’bx01011: begin nbyte[2:0] = 3’b000; nZ = iZ;end // D/Kxx.O
324 6’bxl0100: begin nbyte[2:0] = 3’b000; nZ = iZ;end
325 6’b0xl001: begin nbyte[2:0] = 3’b001; nZ = 0; end // Dxx.l
326 6 ’bl00110: begin nbyte[2:0] = 3’b001; nZ = 1; end // Kxx.l
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327 6’blll001: begin nbyte[2:0] = 3’b001; nZ = 1; end
328 6’b0x0101: begin nbyte[2:0] = 3 ’b010; nZ = 0; end // Dxx.2
329 6’bl01010: begin nbyte[2:0] = 3’b010; nZ = 1; end // Kxx.2
330 6’bll0101: begin nbyte[2:0] = 3’b010; nZ = i; end
331 6 ’bx01100: begin nbyte[2:0] = 3’bOll; nZ = iZ;end // D/Kxx.3
332 6 ’bxl0011: begin nbyte[2:0] = 3’bOll; nZ = iZ;end
333 6’bx01101: begin nbyte[2:0] = 3 ’blOO; nZ = iZ;end // D/Kxx.4
334 6’bxl0010: begin nbyte[2:0] = 3 ’blOO; nZ = iZ;end
335 6’b0xl010: begin nbyte[2:0] = 3’blOl; nZ = 0; end // Dxx.5
336 6’bl00101: begin nbyte[2:0] = 3’blOl; nZ = 1; end // Kxx.5
337 6 ’blll010: begin nbyte[2:0] = 3 ’blOl; nZ = 1; end
338 6 ’b0x0110: begin nbyte[2:0] = 3’bllO; nZ = 0; end // Dxx.6
339 6’bl01001: begin nbyte[2:0] = 3’blOO; nZ = 1; end // Kxx.6
340 6 ’bll0110: begin nbyte[2:0] = 3’blOO; nZ = 1; end
341 6’b000111: begin nbyte[2:0] = 3’blll; nZ = 0; end // Dxx.7
342 6’b001110: begin nbyte[2:0] = 3’blll; nZ = 0; end
343 6’b010001: begin nbyte[2:0] = 3’bill; nZ = 0; end
344 6’b011000: begin nbyte[2:0] = 3 ’blll; nZ = 0; end
345 6’bl00111: begin nbyte[2:0] = 3 ’blll; nZ = 1; end // Kxx.7
346 6’blll000: begin nbyte[2:0] = 3’blll; nZ = 1; end




350 if(nerrl == 1) begin
351 nbyte[7:3] = 5’bOOOOO;
352 nZ = 1;
353 end else begin








362 I I  Calculate the Running Disparity given a transmission character
363 11 A piplined implmentation which takes 1 clock cycls to complete
364 module calcRD2(newRD, RD, char);
365 input [9:0] char; // transmission character






372 reg [5:0] sbO; // 5b sub-block
373 reg [3:0] sbl; // 3b sub-block
374
375 /*always@(posedge clock or negedge reset) begin
376 if("reset) begin
377 newRD <= 0;
378 end else begin





384 sbO = char[9:4];
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388 // calculate next iRD
389 always®(sbO or RD) begin
390 if(sb0[5] + sb0[4] + sb0[3] + sb0[2] + sbO[l] + sb0[0] > 3)
391 iRD =1; // RD positive
392 else if(sbO == 6 ’blll000)
393 iRD =0; // RD negative
394 else if(sb0[5] + sb0[4] + sb0[3] + sb0[2] + sbO[l] + sb0[0] <
3)
395 iRD =0; // RD negative
396 else if(sbO == 6’b000111)
397 iRD =1; // RD positive
398 else
399 iRD = RD; //no change
400 end
401
402 // calculate nRD
403 always®(sbl or iRD) begin
404 if(sbl [3] + sbl [2] + sbl[1] + sbl[0] > 2)
405 newRD = 1;
406 else if(sbl == 4 ’bllOO)
407 newRD = 0;
408 else if(sbl [3] + sbl[2] + sbl[1] + sbl[0] < 2)
409 newRD = 0;
410 else if(sbl == 4 ’b0011)
411 newRD = 1;
412 else






419 // Calculate the Running Disparity given a transmission byte
420 // A piplined implmentation which takes 1 clock cycls to complete

















438 // calculate next iRD



















reg [4:0] sbO; // 5b sub-block
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8 ’b0111111: begin iRD = 0;/* $display("iRD 
= '/,b\ttime %d", sbO, Z, RD, $time);*/ end 
* bOxOOlOl,


















begin iRD = RD; /*$display("niRD = RD\ttime ‘/.d", 
begin iRD = 0; end // Error Condition
end
// calculate nRD 




















begin newRD = 1; end
end
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begin newRD = iRD; end
fc-txqueue.v













// Fibre Channel level 1 functionality 




// Transmit queue module
/ / multiplexes primitive sequences/signals and frame data appropriat 
ly for serial link

























not sending Tx data, no siganls/sequences queued
not sending Tx data, signals/sequences queued
sending Tx data, no signals/sequences queued
sending Tx data, signals/sequences queued
Tx data queued, sending signals/sequences, additional sig
nals/sequences queued
21 // 101 sending minimum required Fill Words, no signals/sequences
queued
22 // 110 sending minimum required Fill Words, signals/sequences qu
eued
23 //
24 // Return Value (qstate)
25 // qstate[0] = 0 Frame TX data not finished
26 // qstate[0] = 1 Frame TX data finished (num words sent
= transmit size)
27 // qstate[1] = 0 Cache not full
28 // qstate[1] = 1 Cache full
29 // qstate[2] = 0 Tx Buffer not loaded
30 // qstate[2] = 1 Tx Buffer loaded
31 //
32 / / TxSize must remain assert to the correct value until the entire fra 
me is loaded (condition if qstate[2] == 1)
33 // It is possible to buffer a TxFrame during the time period which the
Tx queue is not enabled.
34 module queueTx(clock, qstate, txout, orderedSet, enable, enableCRC, res
txData, txDone, txenable, bufferAddr, outZ);
35 input clock; // clock
36 input reset; // reset
37 input txDone; // set high when frame is completed (sam
et
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e cycle as last EOF)
38 input [31:0] orderedSet; // ordered set to send
39 input txenable; // enable Transmit request
40 input enable; // enable queueing




input enableCRC; // set high if CRC generation is to be e
44 output [2:0] qstate; // "return value"




outZ; // set high if current output is an o
48
49
inout [31:0] txData; // data bus for input frame data
50 reg Z,txZ;
51 reg [9:0] txsize; // size of frame to be tx’ed
52 reg [9:0] ntxsize;
53 reg [2:0] state; // FSM state
54 reg [2:0] nstate; // next FSM state
55 reg [2:0] qstate; // queue return status
56 reg [2:0] nqstate; 
cacheWrite;57 reg
58 reg [31:0] txword, txdword;
59 reg [31:0] ntxword;
60 reg [7:0] cacheAddrA;
61 reg [7:0] cacheAddrB;
62 reg [7:0] ncacheAddrA;
63 reg [7:0] ncacheAddrB;
64 reg [31:0] cachln;
65 reg [7:0] cacheCount;
66 reg cacheCount1, cacheCount2;
67 reg [11:0] txCount;
68 reg [11:0] ntxCount;
69 reg [1:0] nbyte; // counts current byte in txword
70 reg [1:0] nnbyte;
71 reg [1:0] idleCnt; // number of comma’s sent
72 reg [1:0] nidleCnt;
73 reg bufferWrite;
74 reg [9:0] nbufferAddrB;
75 reg [9:0] bufferAddrB;
76 wire [31:0] txdata;
77 reg [11:0] txLoad;
78 reg [31:0] cacheIn;
79 reg [31:0] crc;
80 wire [31:0] ncrc;
81 reg nZ;
82 wire [31:0] cacheOutB;




86 reg RD, newRD, IRD, fRD, lfRD,nlfRD,dRD,ndRD;
87 wire nRD;
88 reg noutZ, outZ, fZ, nfZ, lfZ, nlfZ, IZ;
89 reg [2:0] numfZ;
90 reg [31:0] ntxout, txout;
91
92
reg [7:0] ntxbyte, txbyte;
93 cache_hdss2_256 sendCache(.clock(clock),.wea(cacheWrite),.addra(cac
heAddrA),.addrb(cacheAddrB),.dia(cacheln),.dob(cacheOutB));
94 cache_hdss2_538 txBuffer(.clock(clock), .wea(bufferWrite),.addra(bu
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fferAddr),.addrb(bufferAddrB),.da(txData),.dob(txdata));




calcRD calRD(.byte(txbyte), .Z(txZ), .cRD(RD), .nRD(nRD));
// sequential stuff - the clock our master
99 always®(posedge clock or negedge reset) begin
100 if(“reset) begin
101 Z <=0;
102 txsize <= 0;
103 txword <= ‘IDLE;
104 state <= 3’blOl;
105 nbyte <= 2 ’bOO;
106 txCount <= 0;
107 qstate <= 0;
108 idleCnt <=0;
109 cacheAddrA <= 0;
110 cacheAddrB <= 0;
111 cacheCount <= 0;
112 bufferAddrB <= 0;
113 txbyte <= 0;
114 txout <= ‘IDLE;
115 RD <=0;
116 outZ <= 0;
117 fZ <= 0;
118 numfZ <= 0;
119 dRD <= 0;
120 end else begin
121 numfZ <= nfZ ? numfZ + 1 : 0 ;
122 outZ <= noutZ;
123 fZ <= nfZ;
124 txbyte <= ntxbyte;
125 txout <= ntxout;
126 RD <= newRD;
127 dRD <= ndRD;
128 txword <= ntxword;
129 txCount <= ntxCount;
130 state <= nstate;
131 nbyte <= nnbyte;
132 idleCnt <= nidleCnt;
133 qstate <= nqstate;
134 txsize <= ntxsize;
135 IZ <=0;
136 cacheAddrA <= ncacheAddrA;
137 cacheAddrB <= ncacheAddrB;
138 if(rcacheCount) begin
139 cacheCount <= 0;
140 end else begin
141 cacheCount <= cacheCount + cacheCountl - cacheCount2;
142 end
143 bufferAddrB <= nbufferAddrB;
144 crc <= enableCRC ? ncrc : 0;
145 Z <= nZ;





150 // Load Tx Queue Frame buffer from CAM Bus
151 always®(txenable or bufferAddr or txDone or qstate or txsize) begin
152 ntxsize = txsize;
153 if(txenable) begin // transmit request from FC-2 C
154 if(qstate[2] == 0) begin // buffer available
155 ntxsize = txsize + 1;
156 bufferWrite = 1;
157 if(txDone == 1) begin // frame data not fully stored
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bufferWrite = 0; 
nqstate[2] = qstate[2];
end
end else begin 
bufferWrite = 0; 
if(qstate[0] == 1) begin 





// transmit buffer already 
// do nothing and wait for
// FSM transition logic
always®(nbyte or enable or nbyte or cacheAddrB or cacheCount or txe 
nable or txCount or txsize or idleCnt or bufferAddrB or fZ or state or qstate[0]
) begin
cacheCount2 = 0; 
if(enable) begin
nqstate[0] = qstate[0] ; 
nstate = state; 
nnbyte = nbyte + 1; 
nidleCnt = idleCnt; 
nbufferAddrB = bufferAddrB; 
ncacheAddrB = cacheAddrB; 
ntxCount = txCount; 
case(state)
















uences, additional signals/sequences queued
3 ’b001, // not sending Tx data, signals/seq






















e == 1) begin 
211
nidleCnt = 0; 
if (nbyte == 3) begin 
if(cacheCount 0) begin // cache
i ;
cacheCount2 = 0; 
ncacheAddrB = cacheAddrB; 
end else begin 
cacheCount2
ncacheAddrB = cacheAddrB + 1; 
end
end else begin
cacheCount2 = 0; 
ncacheAddrB = 0;
end
ntxCount = 12’bOOOOOOOOOOOO; 
nqstate[0] = 0;
if (cacheCount != 0 && txenable == 0) b
nstate = 3 ’b001; 
end else if (cacheCount != 0 && txenabl
nstate = 3 ’blOO;
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Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A . D E SIG N  VERILO G  CODE
212 end else if (cacheCount == 0 && txenabl
e == 1) begin
213 nstate = 3’b010;
214 end else if (cacheCount == 0 && txenabl
e == 0) begin




219 3’b010, // sending Tx data, no signals/sequenc
es queued
220 3’bOll: begin // sending Tx data, signals/sequences
queued
221 nidleCnt = 0;
222 if(nbyte == 3) begin
223 nbufferAddrB = txCount + 1 == txsiz
e ? 0 : txCount + 1;
224 if(txCount + 0 == txsize) begin //
frame transmit done
225 ntxCount = 0;
226 end else begin
227 nqstate[0] = 0;
228 ntxCount = txCount + 1;
229 end
230 end else begin
231 nqstate[0] = 0;
232 ntxCount = txCount;
233 end
234 cacheCount2 = 0;
235 ncacheAddrB = cacheAddrB;
236
237 if(txCount + 0 == txsize && cacheCount 
!= 0) begin
238 nstate = 3’bll0;
239 nqstate[0] = 1;
240 end else if (txCount + 0 == txsize && c
acheCount == 0) begin
241 nstate = 3’blOl;
242 nqstate[0] = 1;
243 end else if (txCount + 0 != txsize && c
acheCount != 0) begin
244 nstate = 3’b011;
245 nqstate[0] = 0;
246 end else if (txCount + 0 != txsize && c
acheCount == 0) begin
247 nstate = 3’b010;
248 nqstate[0] = 0;
249 end
250 end
251 3’blOl, // Send interframe comma, nothing in
signal queue
252 3’bll0: begin // Send interframe comma, signal’s q
ueued
253 ntxCount = 12’b000000000000;
254 if(~fZ) begin
255 nbufferAddrB = 0;
256 if(nbyte == 3) begin




260 if(idleCnt == 3) begin
261 if(cacheCount != 0 && txenable 
== 1) begin
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262 nstate = 3’blOO;
263 end else if (cacheCount != 0 &&
txenable == 0) begin
264 nstate = 3 ’b001;
265 end else if (cacheCount == 0 &&
txenable == 0) begin
266 nstate = 3’b000;
267 end else if (cacheCount == 0 &&
txenable ==1) begin
268 nstate = 3 ’b010;
269 end
270 end
271 end else begin
272 nidleCnt = 1;
273 nbufferAddrB = 0;
274 nstate = state;
275 end
276 cacheCount2 = 0;
277 end
278 endcase
279 end else begin // pass through operation used during li
nk level protocol initialization
280 nnbyte = nbyte + 1;
281 nstate = 3’blOl;
282 ntxCount = 12’b000000000000;
283 nidleCnt = 0;
284 nqstate[0] = 0;
285 ncacheAddrB = 0;




290 // assign queue output word and Z
291 always®(negedge clock or negedge reset) begin
292 if("reset) begin
293 fRD <= 0;
294 lfRD<= 0;
295 end else begin
296 if (enable) begin
297 lfRD <= nlfRD;
298 case(state)
299 3 ’b001, // not sending Tx data, signals
/sequences queued
300 3’blOO: begin // Tx data queued, sending signals
/sequences, additional signals/sequences queued
301 ntxword <= nbyte == 2 ? cacheOutB :
txword;
302 nZ <= 1 ;
303 nfZ <= 0;
304 newRD <= 0;
305 fRD <= 0;
306 end
307 3 ’b010, // sending Tx data, no signals/seq
uences queued
308 3 ’bOll: begin // sending Tx data, signals/sequen
ces queued
309 ntxword <= nbyte == 2 ? txdata : tx
word;
310 fRD <= nbyte == 2 ? RD : lfRD;
311 nZ <= ((txCount+1) == txsize I I txC
ount == 0) ? l’bl : 1’bO; // only K-word for S0F and EOF
312 if(fZ k k numfZ != 4) begin
313 nfZ <= 1;
314 end else begin
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315 nfZ <= (nbyte == 2 && (txCount+ 
II ((nbyte == 2) && txCount == 0) ? l’bl : 1’bO;1) == txsize)
316 end
317 newRD <= nRD;
318 end
319 default: begin // sending comma special chaxa
cter
320 if((fZ && numfZ != 4) II nstate ==
3’b010 || nstate == 3 ’bOll) begin
321 nfZ <= 1;
322 end else begin
323 nfZ <= 0;
324 end
325 ntxword <= nbyte == 2 ? ‘IDLE : txw
ord;
326 fRD <= nbyte == 2 ? RD : lfRD;
327 //nZ <= fZ ? 1 : ((nbyte == 3) ? 1
: 0);
328 nZ <= 1;
329 newRD <= 0;
330 end
331 endcase
332 end else begin
333 ntxword <= orderedSet;
334 nfZ <= 0;
335 nZ <= 1;
336 fRD <= 0;
337 lfRD<= 0;





343 // Handle Ordered Set input - store next signal/sequence
344 always®(orderedSet or cacheAddrA or enable or cacheCount) begin
345 rcacheCount =0;
346 cacheln = 32’b00000000000000000000000000000000;
347 ncacheAddrA = cacheAddrA;
348 cacheCount1 = 0;
349 if(enable) begin
350 if(cacheCount == 255) begin // cache is full
351 nqstate [1] = 1;
352 cacheWrite = 0;
353 end else if(orderedSet != 0) begin
354 nqstate[1] = 0 ;  // store ordererdSet in
cache
355 cacheln = orderedSet;
356 cacheWrite =1;
357 ncacheAddrA = cacheAddrA + 1;
358 cacheCount1 = 1;
359 end else begin
360 cacheWrite = 0;
361 nqstate[1] = 0;
362 end
363 end else begin // pass through mode -> no need to cache a
nything <-
nqstate[1] = 0;364
365 rcacheCount = 1;




370 // Assign next transmission byte for RD calculation
371 always@(txword or nbyte or Z or fZ or dRD or newRD) begin
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372 txdword = 0;
373 if(fZ) begin
374 ndRD = dRD;
375 casex(txword[5:0])
376 ‘e_sofcl: txdword = ‘SOFcl;
377 ‘e_sofil: txdword = ‘SOCil;
378 ‘e_sofi2: txdword = ‘S0Fi2;
379 ‘e_sofnl: txdword = ‘SOFnl;
380 ‘e_sofn2: txdword = ‘S0Fn2;
381 ‘e_sofi3: txdword = ‘S0Fi3;
382 ‘e_sofn3: txdword = ‘S0Fn3;
383 ‘e_sofc4: txdword = ‘S0Fc4;
384 ‘e_sofi4: txdword = ‘S0Fi4;
385 ‘e_sofn4: txdword = ‘S0Fn4;
386 ‘e.soff: txdword = ‘SOFf;
387 ‘e_eoftn: txdword = dRD ? ‘EOFtp : ‘EOFtn;
388 ‘e_eoftp: txdword = dRD ? ‘EOFtp : ‘EOFtn;
389 ‘e_eofdtn: txdword = dRD ? ‘EOFdtp : ‘EOFdtn;
390 ‘e_eofdtp: txdword = dRD ? ‘EOFdtp : ‘EOFdtn;
391 ‘e_eofan: txdword = dRD ? ‘EOFap : ‘EOFan;
392 ‘e_eofap: txdword = dRD ? ‘EOFap : ‘EOFan;
393 ‘e_eofnn: txdword = dRD ? ‘EOFnp : ‘EOFnn;
394 ‘e_eofnp: txdword = dRD ? ‘EOFnp : ‘EOFnn;
395 ‘e_eofnin: txdword = dRD ? ‘EOFnip : ‘EOFnin;
396 ‘e_eofnip: txdword = dRD ? ‘EOFnip : ‘EOFnin;
397 ‘e_eofdtin:txdword = dRD ? ‘EOFdtip : ‘EOFdtin;
398 ‘e_eofdtip:txdword = dRD ? ‘EOFdtip : ‘EOFdtin;
399 ‘e_eofrtn: txdword = dRD ? ‘EOFrtp : ‘EOFrtn;
400 ‘e_eofrtp: txdword = dRD ? ‘EOFrtp : ‘EOFrtn;
401 ‘e_eofrtm: txdword = dRD ? ‘EOFrtip : ‘EOFrtip;
402 ‘e_eofrtip:txdword = dRD ? ‘EOFrtip : ‘EOFrtip;
403 default: txdword = txword; // unknown frame del
iminator
404 endcase // - hope the th
e ULA knows what it’s doing
405 case(nbyte)
406 0: begin ntxbyte = txdword[23:16]; txZ = Z; end
407 1: begin ntxbyte = txdword[15:8]; txZ = 0; end
408 2: begin ntxbyte = txdword[7:0]; txZ = 0; end
409 3: begin ntxbyte = txdword[31:24]; txZ = 0; end
410 endcase
411 end else begin
412 ndRD = newRD;
413 case(nbyte)
414 0: begin ntxbyte = txword[23:16]; txZ = Z; end
415 1: begin ntxbyte = txword [15:8]; txZ = 0; end
416 2: begin ntxbyte = txword[7:0]; txZ = 0; end





422 // Handle output stream for proper Framing (correct SOF/EOF codes)
423 always®(txword or fZ or fRD or lfRD) begin
424 nlfRD = fRD;
425 if(fZ) begin // this is a frame delimminator
426 nlfRD = lfRD;
427 casex(txword[5:0] )
428 ‘e_sofcl: ntxout = ‘SOFcl;
429 ‘e_sofil: ntxout = ‘SOCil;
430 ‘e_sofi2: ntxout = ‘S0Fi2;
431 ‘e_sofni: ntxout = ‘SOFnl;
432 ‘e_sofn2: ntxout = ‘S0Fn2;
433 ‘e_sofi3: ntxout = ‘S0Fi3;
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434 ‘e_sofn3: ntxout = ‘S0Fn3
435 ‘e_sofc4: ntxout = ‘S0Fc4
436 ‘e_sofi4: ntxout = ‘S0Fi4
437 ‘e_sofn4: ntxout = ‘S0Fn4
438 ‘e_soff: ntxout = ‘SOFf;
439 ‘e_eoftn: ntxout = fRD ? EOFtp ‘EOFtn;
440 ‘e_eoftp: ntxout = fRD ? EOFtp ‘EOFtn;
441 ‘e_eofdtn: ntxout = fRD ? EOFdtp ‘EOFdtn;
442 ‘e_eofdtp: ntxout = fRD ? EOFdtp ‘EOFdtn;
443 ‘e_eofan: ntxout = fRD ? EOFap ‘EOFan;
444 ‘e_eofap: ntxout = fRD ? EOFap ‘EOFan;
445 ‘e_eofnn: ntxout = fRD ? EOFnp ‘EOFnn;
446 ‘e_eofnp: ntxout = fRD ? EOFnp ‘EOFnn;
447 ‘e_eofnin: ntxout = fRD ? EOFnip ‘EOFnin;
448 ‘e_eofnip: ntxout = fRD ? EOFnip ‘EOFnin;
449 ‘e_eofdtin :ntxout = fRD ? EDFdtip ‘EOFdtin
450 ‘e_eofdtip:ntxout = fRD ? EOFdtip ‘EOFdtin
451 e_eofrtn: ntxout = fRD ? EOFrtp ‘EOFrtn;
452 ‘e_eofrtp: ntxout = fRD ? EOFrtp ‘EOFrtn;
453 e_eofrtin:ntxout = fRD ? EOFrtip ‘EOFrtip

































ntxout = txword; // unknown frame deli
// - hope the th
// this is frame data
end
// delay outZ signal to match txout timing 
always®(1Z or nbyte) begin noutZ = (nbyte == 3) ? 1Z : 0; end
endmodule







477 always®(byte[7:3] or I or cRD) begin
478 casex({Z,cRD,byte[7:3]})
479 8’b0000000: begin iRD = 1 end // DOO.y
480 8 ’bOlOOOOO: begin iRD = 0 end
481 8 ’bOOOOOOl: begin iRD = 1 end // DOl.y
482 8 ’b0100001: begin iRD = 0 end
483 8 ’bOOOOOlO: begin iRD = 1 end // D02.y
484 8 ’bOlOOOlO: begin iRD = 0 end
485 8 ’b0x00011: begin iRD = 0 end // D03.y
486 8’bOOOOlOO: begin iRD = 1 end // D04.y
487 8’bOlOOlOO: begin iRD = 0 end
488 8’bOxOOlOl: begin iRD = cRD;end // D05.y
489 8 ’b0x00110: begin iRD = cRD;end // D06.y
490 8 ’bOOOOlll: begin iRD = 0 end // D07.y
491 8 ’bOlOOlll: begin iRD = 1 end
492 8 ’bOOOlOOO: begin iRD = 1 end // D08.V
493 8 ’bOlOlOOO: begin iRD = 0 end
494 8 ’bOxOlOOl: begin iRD = cRD;end // D09.y
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495 8 ’b0x01010: begin iRD = cRD;end // DIO.y
496 8 ’b0x01011: begin iRD = cRD;end // Dll.y
497 8 ’bOxOllOO: begin iRD = 0; end // D12.y
498 8’b0x01101: begin iRD = cRD;end // D13.y
499 8 ’b0x01110: begin iRD = cRD;end // D14.y
500 8 ’b0001111: begin iRD = 1; end // D15.y
501 8 ’bOlOllll: begin iRD = 0; end
502 8 ’b0010000: begin iRD = 1; end // D16.y
503 8 ’b0110000: begin iRD = 0; end
504 8 ’bOxlOOOl: begin iRD = cRD;end // D17.y
505 8 ’b0xl0010: begin iRD = cRDjend // D18.y
506 8’b0xl00il: begin iRD = cRDjend // D19.y
507 8 ’b0xl0100: begin iRD = cRD;end // D20.y
508 8’bOxiOlOl: begin iRD = cRD;end // D21.y
509 8 ’b0xl0110: begin iRD = cRDjend // D22.y
510 8 ’bx010111: begin iRD = 1; end // D/K23.y
511 S ’bxllOlll: begin iRD = 0; end
512 8 ’bOOllOOO: begin iRD = 1; end // D24.y
513 8 ’b0111000: begin iRD = 0; end
514 8 ’b0xll001: begin iRD = cRD;end // D25.y
515 8 ’b0xll010: begin iRD = cRD;end // D26.y
516 8 ’bxOllOll: begin iRD = 1; end // D/K27.y
517 8 ’bxlll011: begin iRD = 0; end
518 8 ’b0xlll00: begin iRD = cRDjend // D28.y
519 8 ’bl011100: begin iRD = 1; end // K28.y
520 8 ’blllll00: begin iRD = 0; end
521 8 ’bxOlllOl: begin iRD = 1; end // D/K29.y
522 8 ’bxllll01: begin iRD = 0; end
523 8 ’bx011110: begin iRD = 1; end // D/K30.y
524 8 ’bxlllllO: begin iRD = 0; end
525 8 ’bOOlllll: begin iRD = 1; end // D31.y
526 8 ’b0111111: begin iRD = 0; end
527 // default: begin $display("\nCalcRD Error: byte="/.b Z=7„
b cRD=‘/.b\tTime\n" ,byte,Z,cRD,$time); end





533 always®(byte [2:0] or Z or iRD) begin
534 casex({Z,iRD,byte[2:0]})
535 5 ’bx0000: begin nRD = 1; end // D/Kxx.O
536 5 ’bxl000: begin nRD = 0; end
537 5’bOxOOl: begin nRD = iRD;end // Dxx.l
538 5 ’bl0001: begin nRD = iRD;end // Kxx.l
539 5 ’bllOOl: begin nRD = iRD;end
540 5 ’bOxOlO: begin nRD = iRD;end // Dxx.2
541 5’bl0010: begin nRD = iRD;end // Kxx.2
542 5’bllOlO: begin nRD = iRD;end
543 5’bxOOll: begin nRD = 0; end // D/Kxx.3
544 5’bxlOll: begin nRD = 1; end
545 5 ’bxOlOO: begin nRD = 1; end // D/Kxx.4
546 5 ’bxllOO: begin nRD = 0; end
547 5 ’b0xl01: begin nRD = iRD;end // Dxx.5
548 5’bl0101: begin nRD = iRD;end // Kxx.5
549 5’blil01: begin nRD = iRD;end
550 5 ’bOxllO: begin nRD = iRD;end // Dxx.6
551 5 ’bl0110: begin nRD = iRD;end // Kxx.6
552 5 ’bllllO: begin nRD = iRD;end
553 5’bOOlll: begin nRD = 1; end // Dxx.7
554 5 ’bOllll: begin nRD = 0; end
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555 5 ’blOlll: begin nRD = 1; end // Kxx.7







This is the source file for the receive port module.
1 // fc-portrx.v
2 // Fibre Channel level 1 functionality
3 II Receive port
4
5
I I Till Kuendiger
6
7 I I FC receive module:
8 I I receives individual bits and establishes word alignment
9 I I
10 I I The FSM includes 7 possible states:
11 I I 000: State A - loss of sync condition
12 I I 001: State B.l - word sync acquired with no invalid TW detected
13 I I 010: State B.2 - word sync acquired with 1st invalid TW detecte
14 I I 011: State B.3 - word sync acquired with 2nd invalid TW detecte
15 I I 100: State B.4 - word sync acquired with 3rd invalid TW detecte
16 I I 101: State C - reset state
17 I I
18 I I This module uses explicit word alignment (i.e. non-continuous)
19 module portRx(L0S, err, Z, data_out, recWord, in, clock, fclock, reset)
J
20 input reset;
21 input clock; // system clock ("100 MHz)
22 input fclock; // fast clock, "1GHz
23 input in; // input bit (lGb/s)
24 output LOS; // set high during loss-of-sync states
25 output err; // set high if an error is detected
26 output Z;
27 output recWord;
28 output [31:0] data_out;
29
30 reg [9:0] char; // currently received transmission charact
er
31 reg [9:0] nchar; // new character once sync is established
32 reg [9:0] lchar; // last received transmissio character (co
rresponding to current data)
33 r e g  [ 9 :0 ]  l l c h a r , l l c h a r 2 ;
34 reg [9:0] ichar; // intermediate received character (correspo
nding to char in decode pipe)
35 reg [9:0] nchar2; // reg used to latch nchar from fclock domai
n to clock domain
36 reg [1:0] nchars; // number of characters received for current
transmission word
37 reg fchar; // high once the first complete transmission
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recChar; // high if a full transmission character is
IrecChar; // last recChar value
recl,nrecl;// set high once first COMA has been receive 
recWord; // high if a full transmission word is recei
nrecWord; // next recWord;
derr; // true is decode error has occured
iderr; // decode error state corresponding to iRD
lderr; // decode error state corresponding to lbyte
dreset; // true to reset decode module
cZ,wZ; // high if received character is a "K" chara
Z,nZ;
state; // current state 
nstate; // next state
nsets; // the number of Order Sets (i.e. commas: K2
nnsets; // next nsets value
nbits; // the number of bits received since last wo
nnbits; // disable number of bits to increment
L0S,1L0S; // loss-of-sync.
nRD; // next running disparity (set by fast input
RD; // RD for current byte to be decoded
newRD; // new RD for T character parsing
IRD,11RD,11RD2;// last running disparity corresponding
cdata; // set to clear Rx data word
latch; // output of latch from input shift register
byte; // decoded Rx byte
data; // next transmitted data after decoding
ldata; // latched data value from decoded word
data_out; // data sent to FC-port module => contains on
ndata_out;
rnchars; // high if reset condition on nchars counter

















// number of good Tx-Words 
// number of good Tx-Words
set high upon initial coma detection/ /
/ /
/ /
last new char value from input regist 
last latch value from input register
assign err 










Input stream handling -=
// module instantiations 
IShiftReg #(10)inReg(.value(latch),
assign recChar = reel | nnbits; 
// interpret input bit stream.
.clock(fclock), .enable(reset)
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if(nnbits == 1) begin // this eval’s true if COMA is detec 
<= lO’bOOOOOOOOlO;
nbits «  1;
nbits 
end else begin




always®(nbits or init or Hatch or LOS or lnchar) begin 
ninit = init; 
nrecl = 0; 
nchar = lnchar;
/* re-align character boundary */
if (Hatch[9] == 0 && Hatch [8] == 0 k k Hatch [7] == 1 k k llat 
H a t c h [5 ] == 1 k k Hatch [4 ] ==1) begin 
nnbits = 1 k LOS; 




else if(nbits[9] == 1) begin 
nnbits = 0; 
nrecl = 1;
end











decodeCharacter decodeRx(.byte(byte), .Z(cZ), .err(derr), .newRD(ne 
char(char), .clock(clock), .reset(dreset));
dataWord2 word(.value(data), .Z(wZ), .clock(clock), .in(byte), .inZ 
clear(cdata));
// latch next character to be decoded into slower clock domain 
always®(IrecChar or lnchar or nchar2) begin 
nchar2 = IrecChar ? lnchar : nchar2;
end
// clock and reset
always®(posedge clock or negedge reset) begin
if("reset) begin // Reset condition
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144 state <= 3’blOl; // reset to state C
145 char <= 0;
146 ichar <= 0;
147 dreset <= 0;
148 RD <= 0;
149 nchars <= 3’bll;
150 gwords <= 0;
151 IRD <=0;
152 11RD <= 0;
153 11RD2 <= 0;
154 lderr <= 0;
155 iderr <= 0;
156 nsets <= 0;
157 ldata <= 0;
158 lchar <= 0;
159 llchar <= 0;
160 llchar2 <= 0;
161 data out <= 0;
162 Z <= 0;
163 1L0S <=1;
164 end else begin
165 data_out<= ndata_out;
166 dreset<= 1;
167 char <= nchar2;
168 ichar <= char;
169 lchar <= ichar;
170 llchar <= lchar;
171 llchar2<= llchar;
172 IRD <= RD;
173 11RD <= IRD;
174 11RD2 <= 11RD;
175 state <= nstate;
176 RD <= newRD;
177 iderr <= derr;
178 lderr <= iderr;
179 gwords <= ngwords;
180 nsets <= nnsets;
181 ldata <= data;
182 Z <= nZ;
183 1L0S <= LOS;
184 if(rnchars == 1) begin
185 nchars <= 1;
186 end else if(nchars == 0) begin
187 nchars <= 1;
188 end else if(nchars == 1) begin
189 nchars <= 2 ’blO;
190 end else if(nchars == 2) begin
191 nchars <= 3’bll;
192 end else if(nchars == 3) begin






199 always®(state or nchars or lchar or nsets or gwords or lderr or 1R
D or 1L0S) begin
200 ngwords = gwords;
201 nnsets = nsets;
202 recWord = 0;
203 cdata = 2 ’bOl;
204 LOS = 1L0S;
205 rnchars = 1;
206 nstate = state;
207 case(state)
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208 3 ’bOOO: begin // state A
209 if(lderr) begin // character decode error
210 nstate = 3’bOOO;
211 nnsets = 0;
212 end else begin // no character decode error
213 casex({IRD,lchar})
214 11’bOOOlllllxxx: begin
215 if(nchars != 0) begin
216 nnsets =0; //we should only a comma i
f left character -> reset word count
217 mchars = 1;
218 cdata = 2’blO;
219 end else begin // this is the first charact
er in a word
220 cdata = 2 ’blO;
221 rnchars = 0;




226 if(nchars != 0) begin
227 nnsets =0; //we should only a comma if left c
haracter -> reset word count
228 rnchars = 1;
229 cdata = 2 ’blO;
230 end else begin // this is the first character in a
word
231 cdata = 2 ’blO;
232 rnchars = 0;




237 rnchars = 0;
238 if(nchars == 0) begin
239 nnsets =0; // this is the first charac
ter in a word
240 cdata = 2’blO; // therefore it must be a co
mma to be valid!
241 end else
242 cdata = 2’bOO;
243 end
244 endcase // for case({IRD,lchar})
245
246 if (nnsets == 3) begin // word sync aquired !
247 LOS = 0;
248 nstate = 3 ’b001;
249 // pass this data word on to be processed
250 recWord = 1;
251 end else begin
252 recWord = 0;
253 nstate = 3’b000;
254 end
255 end // end condition for no character decode condition in 
state A
256 end //--------------------------------------





262 if(lderr) begin //an error occured during character decod
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ing
263 nstate = state + 1;
264 ngwords = 0;
265 end
266 if(nchars == 0) begin
267 cdata = 2 ’blO;
268 recWord = 1 ; // yeah! we recived an entire word!
269 if (gwords == 2 ’bll && state != 3’b001) begin
270 ngwords = 2’bll;
271 nstate = state - 1;
272 end else if (gwords == 2’bll) begin
273 ngwords = 2 ’bll;
274 nstate = state;
275 end else begin
276 ngwords = gwords + 1;
277 end
278 end else begin
279 recWord = 0;
280 cdata = 0;
281 end
282 end //------------------------------
283 3 ’bl01: begin // state C
284 rnchars = 1;
285 nstate = 0;
286 nnsets = 0;
287 recWord = 0;
288 cdata = 1;
289 LOS = 1;
290 end //
291 default: begin // unknown state!
292 LOS =1;
293 nstate = 3’bl01; // try to recover to reset state
294 rnchars = 1;





300 always®(recWord or data or wZ) begin
301 if(recWord) begin
302 ndata_out = data;
303 nZ = wZ;
304 end else begin
305 ndata_out = 0;
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// Fibre Channel level 1 functionality 





// FC transmit module 
// Notes:
// When the reset signal is relaxed the input data must be ready; und
// no circumstances should the module not be in reset if there is no
// defined input data. Additionally the first byte of data will not
// be transmitted correctly, therefore after reset pad one leading ’0
/ /
module portTx(out, outq, data, Z, clock, fclock, reset); 




input Z; // high if TC is a Kxx.y
25 output out; // high speed serial output
26
27
output outq; // compliment of output
28 wire out;
29 wire outq;
30 reg [1:0] nchars; // number of characters already transmitte
31 wire [9:0] nchar; // next character in transmission word
32 reg [9:0] char;
33 reg [7:0] byte; // byte to be encoded from input data




























encodeCharacter encodeTx(.char(nchar), .byte(byte), .Z(1Z), .clock( 
.reset(reset));
IShiftChar #(10)outBuf(.so(out), .soq(outq), .clock(fclock),.
, .reset(reset));














always®(nchars or data) begin 
case(nchars)
3: begin nbyte = data[31:24]; end
0: begin nbyte = data[23:16]; end
1: begin nbyte = data[15:8]; end
120
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3)








68 // Calculate the Running Disparity given a transmission character
69 //
70 module calcRD(RD, oldRD, char, clock, reset);






77 reg RD; // running displarity
78 reg nRD; //next running displarity
79 reg [1:0] sbl; // output of 6-bit sub-block
80 reg [1:0] sb2; // output of 4-bit sub-block
81 wire oldRD;
82
83 // calculate each sub-block in parrallel
84 always®(char)
85 begin // sub-block 1 (6-bit)
86 if(char [9] + char[8] + char[7] + char[6] + char[5] + char[4] >
87 sbl =1; // RD positive
88 else if((char & lO’bllllllOOOO) == lO’blllOOOOOOO)
89 sbl =0; // RD negative
90 else if(char[9] + char[8] + char[7] + char[6] + char[5] + char[
4] < 3)
91 sbl =0; // RD negative
92 else if((char & lO’bllllllOOOO) == lO’bOOOlllOOOO)
93 sbl =1; // RD positive
94 else
95 sbl =3; //no change
96
97 // sub-bock 2 (4-bit)
98 if(char [3] + char[2] + char[l] + char[0] > 2)
99 sb2 = 0;
100 else if ((char & lO’bOOOOOOllll) == lO’bOOOOOOllOO)
101 sb2 = 0;
102 else if(char[3] + char [2] + char[l] + char[0] < 2)
103 sb2 = 1;
104 else if((char & lO’bOOOOOOllll) == lO’bOOOOOOOOll)
105 sb2 = 1;
106 else
107 sb2 = 3;
108 end
109
110 // determine final answer




115 4 ’b0011: nRD = 0;
116 4 ’bxx01,
117 4 ’b0111: nRD = l;
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122 always®(posedge clock or negedge reset)
123 begin // use blocking assignment so that the upper module can sti
11 use up-to-date RD
124 if("reset)
125 RD <= 0;
126 else







This file contains various support modules used throughout the design.
1 // misc.v
2 // Misc. buffers/caches/registers




7 / / A  simple left shift register with parrallel output
8 module IShiftReg(value, clock, enable, si);
9 parameter width =8; // default width of shift register
10 input clock; // clock
11 input enable;// enable
12 input si; // serial input
13
14 output [width-1:0] value; // value in shift register





20 value <= value «  1;
21 value[0] <= si;
22 end else begin





28 / / A  simple data latch for positive edge enable
29 module pLatch(value, enable, in);
30 parameter width = 8;
31 input enable;
32 input [width-1:0] in;
33 output [width-1:0] value;
34 reg [width-1:0] value;
35
36 always®(posedge enable) begin





42 / / A  32-bit left shift register with 8-bit parrallel load and parrallel 
output
122
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43 module dataWord(value, clock, in, clear);
44 input clock;
45 input [1:0] clear;
46 input [7:0] in;
47
48 output [31:0] value;
49 reg [31:0] value;
50
51 always®(posedge clock) begin
52 case(clear)
53 2 ’bOl: // clear data
54 value <= 0;
55 2 ’blO: begin // clear and load
56 value[31:8] <= 0;
57 value[0] <= in[0];
58 value[1] <= in[l];
59 value[2] <= in[2];
60 value[3] <= in[3];
61 value[4] <= in[4];
62 value[5] <= in[5];
63 value[6] <= in[6];
64 value[7] <= in[7];
65 end
66 default: begin // load
67 value <= value «  8;
68 value[0] <= in[0];
69 value[1] <= in[l];
70 value[2] <= in [2];
71 value[3] <= in[3];
72 value[4] <= in[4];
73 value[5] <= in[5];
74 value[6] <= in[6];






81 // A 32-bit left shift register with 8-bit parrallel load and parrallel
output
82 module dataWord2(value, Z, clock, in, inZ, clear);
83 input clock;
84 input [1:0] clear;
85 input [7:0] in;
86 input inZ;
87
88 output [31:0] value;
89 output Z;
90 reg [31:0] value;
91 reg Z;
92
93 always®(posedge clock) begin
94 case(clear)
95 2’b01: begin // clear data
96 value <= 0;
97 Z <= 0;
98 end
99 2 ’blO: begin // clear and load
100 value[31:8] <= 0;
101 value[0] <= in[0];
102 value[1] <= in[l];
103 value[2] <= in[2];
104 value[3] <= in[3];
105 value[4] <= in[4];
123
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106 value[5] <= in [5] ;
107 value[6] <= in [6] ;
108 value[7] <= in [7] ;
109 Z <=
110 end
111 default: begin // lo
112 value <= value «  8;
113 value[0] <= in [0] ;
114 value[1] <= in[l];
115 value[2] <= in [2];
116 value[3] <= in [3];
117 value[4] <= in [4] ;
118 value[5] <= in [5] ;
119 value[6] <= in [6];


















































module IShiftWord (so, soq, clock, enable, in, reset); 
parameter width = 3 2 ;  // default word width
input clock;
input enable; // load input enable
input reset;
input [width-1:0] in; // parrelel input
output so, soq;// sequential output
wire so, soq;
reg done, ndone, ldone;
reg [width-l:0] value;
reg [width-l:0] nvalue;
assign so = value[width-1]; 
assign soq = "value[width-1] ;
always®(enable or ldone or done) begin 
if(enable) begin
if(ldone == 0 && done == 1) begin 
ndone = 1; 
end else begin 
ndone = 0;
end




always®(posedge clock or negedge reset) begin 
if("reset) begin 
done <= 0; 
ldone <= 0; 
value <= 0; 
end else begin
value <= nvalue; 




always®(value or in or enable or done) begin 
if (enable && done) begin
124
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nvalue = in; 
end else begin




// An async. left shift register with parrallel load and sequential outp
module IShiftChar (so, soq, clock, in, reset);
parameter width =10; // default word width
input clock;
input reset;
input [width-1:0] in; // parrelel input
output so, soq; // sequential output
wire so, soq;




assign so = value[width-1]; 
assign soq = "value[width-1];
always®(posedge clock or negedge reset) begin 
if("reset) begin 
enable <= 1; 
value <= 0; 
end else begin
value <= nvalue;
enable <= enable[width-1] ? 1 : enable «  1;
end
end
always®(value or in or enable) begin 
if (enable[0]) begin 
nvalue = in; 
end else begin




// VIRAGE hdss2 256 word SRAM wrapper module 
module cache_hdss2_256(clock, wea, addra, addrb, dia, dob);
input clock; // clock
input wea; // write enable port A
input [7:0] addra; // address port A
input [7:0] addrb; // address port B
input [31:0] dia; // data in port A






wire oeb, oea, mea, meb, web;
125
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hdss2_256x32cm4 ram256(.QA(doa_ram) , .QB(dob_ram), .ADRA(addra_ram), 
.ADRB(addrb_ram), .WEA(wea_ram), .WEB(web), .OEA(oea), .OEB(oeb), .CLKA(clock), . 







// Cache memory with double gated/async memory (read through) access 
//
module cache2(clock, wea, addra, addrb, dia, doa, dob);
265 input clock; // clock
266 input wea; // write enable port A
267 input [7:0] addra; // address port A




input [31:0] dia; // data in port A
output [31:0] doa; // data out port A
272
273
output [31:0] dob; // data out port B
274 reg [31:0] doa;
275 wire [31:0] dob;
276 reg [31:0] ram [255:0];























read_addra <= addra; 
read_addrb <= addrb;
e n d
assign doa = ram[read_addra]; 
always®(read_addra or wea or dia) begin 
if(wea) begin 
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301 // VIRAGE hdss2 538 word SRAM wrapper module
302 module cache_hdss2_538(clock, wea, addra, addrb, da, dob);
303 input clock; // clock
304 input wea; // write enable port A
305 input [9:0] addra; // address port A
306
or,7
input [9:0] addrb; // address port B
0\J 1




output [31:0] dob; // data out port B
Oil
312 reg [31:0] doa;
313 reg [31:0] dob;
314 wire [9:0] addra;
315 wire [9:0] addrb;
316 wire wea;
317
318 wire oeb, oea, mea, meb, web; // unused RAM opt
319 wire [31:0] dib;
320 tri [31:0] da;
321
322 reg [9:0] addra_ram, addrb_ram;
323 reg [31:0] da_ram;
324 reg wea_ram;
325 wire [31:0] doa_ram, dob_ram;
326
327 assign da = wea ? 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz :
328 assign dib = 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
329
330 assign oea = "wea; // = 0;
331 assign oeb = 1;
332 assign mea = 1;
333 assign meb =1;
334 assign web = 0;
335
336 always®(negedge clock) begin
337 addra_ram <= addra;
338 addrb_ram <= addrb;
339 da_ram <= da;
340 wea_ram <= wea;
341 dob <= dob_ram;
342 doa <= doa_ram;
343 end
344
345 hdss2_538x32cm4 ram538(.QA(doa_ram), .QB(dob_ram), .ADRA(addra_ram),
.ADRB(addrb_ram), .WEA(wea_ram), .WEB(web), .OEA(oea), .OEB(oeb), .CLKA(clock), .




349 // VIRAGE hdss2 538 word SRAM wrapper module (for receieve buffers)
350 module cache_hdss2_538r(clock, wea, addra, addrb, dia, dob);
351 input clock; // clock
352 input wea; // write enable port
353 input [9:0] addra; // address port A
354
355
input [9:0] addrb; // address port B
127
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input [31:0] dia; // data in port A
output [31:0] dob; // data out port B
// reg [31:0] doa;
361 reg [31:0] dob;















































always®(negedge clock) begin 
addra_ram <= addra; 









hdss2_538x32cm4 ram538(.QA(doa_ram), ,QB(dob_ram), .ADRA(addra_ram), 
.ADRB(addrb_ram), .WEA(wea_ram), .WEB(web), .OEA(oea), .OEB(oeb), .CLKA(clock), . 







// Cache memory with double gated/async memory (read through) access 
//
module cache3(clock, wea, addra,
399 input clock; // clock
400 input wea; // write enable port
401 input [9:0] addra; // address port A
402 input [9:0] addrb; // address port B
403
404 inout [31:0] dia; // data in port A
405 output [31:0] dob; // data out port B
406
407 tri [31:0] dia;
408 reg [31:0] da;
409 wire [31:0] dob;
410 reg [31:0] ram [537:0];
411 reg [9:0] read_addra;
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read_addra <= addra; 
read_addrb <= addrb;
end
always®(read_addra or wea) begin 
if (wea == 0) begin





assign dob = ram[read_addrb]; 
assign dia = da;
endmodule
// Cache memory with async memory (read through) access 
//
module cache(clock, we, addr, di, do);
input clock;
input we;




// write enable 


















// Synchronous sample and hold register 
//
module holdReg(clock, reset, di, value, eo, ei); 
input clock;
input reset;
input [31:0] di; 
input eo, ei;
output [31:0] value;
reg [31:0] value, nvalue; 
reg [31:0] data, ndata;
always®(posedge clock or negedge reset) begin 
if("reset) begin 
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~ data[25] " data[24] ~ data[16] ~ data[12] ~ data[10] " data[9] “ data[6] ~ da 
ta[0] " crc[0] “ crc[6] " crc [9] “ crc[10] ~ crc[12] " crc[16] “ crc[24] “ crc[2
5] ~ crc[26] " crc[28] " crc [29] * crc [30] ~ crc [31];
506
507 ncrc[l] = data[28] ~ data[27] ~ data[24] " data[17] “ data[16]
“ data[13] “ data[12] ~ data[ll] “ data[9] ~ data[7] ~ data[6] “ data[l] ~ data
[0] ~ crc[0] ~ crc[l] “ crc [6] “ crc[7] “ crc [9] ~ crc[11] " crc [12] “ crc [13] " 
crc [16] " crc [17] “ crc [24] " crc [27] * crc [28];
508
509 ncrc[2] = data[31] “ data[30] " data[26] " data[24] " data[18]
" data[17] “ data[16] ~ data[14] " data[13] ~ data[9] " data[8] “ data[7] ~ dat
a [6] * data [2] “ data[l] ~ data[0] " crc[0] " crc[l] " crc [2] ~ crc [6] ~ crc [7]
" crc [8] “ crc [9] ~ crc [13] ~ crc [14] " crc [16] ~ crc [17] " crc [18] “ crc [24] “
crc [26] " crc[30] ~ crc [31];
510
511 ncrc[3] = data[31] “ data[27] " data[25] “ data[19] " data[18]
~ data[17] “ data[15] ~ data[14] ~ data[10] “ data[9] ~ data[8] ~ data[7] ~ dat
a [3] " data[2] “ data[l] ~ crc[l] “ crc [2] “ crc [3] ~ crc[7] “ crc [8] “ crc[9] “ 
crc [10] ~ crc [14] ~ crc [15] " crc[17] “ crc [18] “ crc [19] ~ crc [25] ~ crc[27] " 
crc [31] ;
512
513 ncrc[4] = data[31] “ data[30] ~ data[29] “ data[25] " data[24]
" data[20] “ data[19] ~ data[18] “ data[15] ~ data[12] " data[ll] " data[8] " d
ata[6] ~ data[4] “ data[3] “ data[2] “ data[0] “ crc[0] “ crc[2] “ crc[3] ~ crc[
4] " crc [6] ~ crc [8] " crc [11] “ crc [12] ~ crc [15] “ crc [18] “ crc [19] “ crc [20] 
“ crc [24] ~ crc [25] “ crc [29] ~ crc [30] " crc [31];
514 ncrc[5] = data[29] ~ data[28] ~ data[24] “ data[21] ~ data[20]
~ data[19] “ data[13] ~ data[10] " data[7] “ data[6] ~ data[5] ~ data[4] ~ data
[3] “ data[l] ~ data[0] ~ crc[0] “ crc[l] “ crc [3] " crc[4] ~ crc [5] ~ crc[6] ~
crc [7] ~ crc[10] “ crc [13] " crc[19] “ crc[20] “ crc [21] ~ crc[24] " crc [28] “ c 
rc [29];
515
516 ncrc[6] = data[30] “ data[29] “ data[25] " data [22] “ data[21] " 
data[20] “ data[14] ~ data[ll] “ data[8] “ data[7] " data[6] " data[5] ~ data[4]
" data[2] “ data[l] " crc[l] “ crc [2] ~ crc[4] " crc [5] “ crc [6] ~ crc[7] " crc 
[8] ~ crc [11] “ crc [14] ~ crc[20] “ crc[21] " crc [22] " crc [25] * crc [29] " crc[
30] ;
517
518 ncrc[7] = data[29] ‘ data[28] “ data[25] “ data[24] " data[23] ~ d
ata[22] " data[21] ~ data [16] “ data[15] “ data[10] " data [8] “ data[7] " data [5 





always®(data or value or eo or ei) begin 
nvalue = eo ? data : value; 




// Polynomial: (0 1 2 4 5 7 8 10 11 12 16 22 23 26 32)
// The first serial data bit is at index 31 
module CRC32(data, crc, ncrc); 




always®(data or crc) begin
ncrc[0] = data[31] " data[30] ~ data[29] ~ data[28] “ data[26]
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rc[8] ~ crc [10] ~ crc [15] “ crc[16] * crc [21] ~ crc [22] ~ crc [23] " crc[24] “ cr
c [25] ~ crc [28] ~ crc [29] ;
519
520 ncrc[8] = data[31] “ data[28] " data[23] " data[22] ~ data[17] “ d 
ata[12] " data[11] “ data[10] " data[8] “ data[4] " data[3] ~ data[l] " data[0]
" crc[0] ' crc[l] " crc[3] “ crc [4] " crc[8] ~ crc[10] " crc [11] “ crc [12] ~ crc[ 
17] " crc[22] “ crc [23] " crc[28] ~ crc [31];
521
522 ncrc[9] = data[29] ~ data[24] “ data[23] “ data[18] ~ data[13]
~ data[12] “ data [11] " data[9] " data [5] “ data[4] " data[2] ~ data[l] “ crc[l]
“ crc [2] ~ crc [4] " crc [5] “ crc [9] ~ crc [11] ~ crc [12] ~ crc [13] " crc [18] “ c 
rc [23] " crc [24] “ crc [29] ;
523
524 ncrc[10] = data[31] “ data[29] ~ data[28] " data[26] * data[19]
~ data[16] ~ data[14] " data[13] “ data[9] ~ data[5] ~ data [3] ~ data[2] ~ data[0 
] " crc[0] ~ crc [2] “ crc [3] ~ crc[5] " crc[9] “ crc [13] " crc [14] “ crc [16] " cr
c[19] " crc [26] " crc[28] " crc [29] " crc [31];
525
526 ncrc[11] = data[31] “ data[28] ~ data[27] “ data[26] " data[25]
“ data[24] “ data[20] “ data[17] " data[16] ~ data[15] “ data[14] ~ data[12] " da
ta[9] “ data[4] " data[3] ~ data[l] “ data[0] ~ crc[0] “ crc[l] " crc [3] “ crc [4]
~ crc[9] ~ crc [12] “ crc[14] " crc[15] ~ crc [16] ~ crc[17] ~ crc[20] " crc[24] ~ 
crc[25] “ crc [26] “ crc [27] " crc[28] " crc [31];
527
528 ncrc[12] = data[31] ~ data[30] " data[27] “ data[24] “ data[21]
" data[18] " data[17] ~ data[15] ~ data[13] " data[12] “ data[9] ~ data[6] ~ data
[5] “ data[4] " data[2] ~ data[l] * data[0] “ crc [0] " crc[l] " crc [2] ~ crc [4] '
crc[5] ~ crc[6] ~ crc[9] " crc[12] “ crc[13] " crc[15] “ crc [17] ‘ crc[18] " crc[ 
21] “ crc [24] " crc [27] " crc [30] ~ crc [31];
529
530 ncrc[13] = data[31] “ data[28] " data[25] " data[22] ~ data[19]
“ data[18] ~ data[16] “ data[14] * data[13] “ data[10] “ data[7] ~ data[6] " data 
[5] " data[3] “ data[2] " data[l] ~ crc[l] ~ crc [2] " crc [3] “ crc[5] " crc[6] " 
crc [7] " crc [10] ~ crc [13] “ crc [14] “ crc [16] " crc [18] " crc [19] " crc [22] " cr 
c[25] “ crc [28] ' crc[31];
531
532 ncrc[14] = data[29] “ data[26] ~ data[23] ~ data[20] “ data[19]
~ data[17] " data[15] ~ data[14] " data[ll] " data[8] “ data[7] " data[6] “ data[
4] ' data [3] “ data [2] “ crc [2] ~ crc [3] " crc [4] " crc [6] " crc [7] " crc [8] “ cr
c[ll] " crc [14] “ crc[15] “ crc[17] " crc[19] " crc [20] ~ crc [23] ~ crc [26] " crc
[29];
533
534 ncrc[15] = data[30] ~ data[27] “ data[24] " data[21] “ data[20]
“ data[18] " data[16] “ data [15] " data[12] “ data[9] “ data[8] “ data[7] " data[
5] “ data [4] “ data [3] ~ crc [3] ~ crc [4] “ crc [5] “ crc [7] “ crc [8] “ crc [9] “ cr
c[12] " crc [15] ~ crc[16] “ crc[18] “ crc [20] “ crc [21] ~ crc[24] ~ crc[27] “ crc
[30];
535
536 ncrc[16] = data[30] “ data[29] “ data[26] " data[24] “ data[22]
" data[21] “ data[19] “ data[17] " data[13] " data[12] " data[8] ~ data[5] “ data
[4] " data[0] ~ crc [0] " crc [4] " crc[5] " crc[8] “ crc[12] " crc [13] ~ crc[17] "
crc [19] " crc [21] " crc [22] " crc [24] “ crc [26] " crc [29] “ crc [30] ;
537
538 ncrc[17] = data[31] " data[30] ~ data[27] “ data[25] “ data[23]
" data[22] “ data[20] “ data[18] ~ data[14] " data[13] " data[9] “ data[6] ~ data
[5] ~ data[l] " crc[l] " crc [5] “ crc[6] “ crc [9] “ crc [13] ~ crc[14] ~ crc[18] “
crc[20] " crc [22] ~ crc [23] “ crc[25] ~ crc [27] “ crc[30] ~ crc [31];
539
540 ncrc[18] = data[31] * data[28] “ data[26] “ data[24] “ data[23]
" data[21] ~ data[19] ” data[15] ~ data[14] ~ data[10] “ data[7] “ data[6] “ data
[2] " crc [2] “ crc [6] “ crc [7] " crc [10] “ crc [14] “ crc [15] ~ crc [19] ~ crc [21]
“ crc[23] ~ crc[24] “ crc[26] " crc[28] " crc[31];
541
542 ncrc[19] = data[29] “ data[27] “ data[25] “ data[24] " data[22]
“ data[20] “ data[16] “ data[15] " data[ll] " data[8] “ data[7] “ data[3] ~ crc[3
] “ crc [7] ~ crc [8] " crc [11] " crc [15] " crc [16] “ crc [20] “ crc [22] “ crc [24]
131
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A. D E SIG N  VERILO G  CODE
crc [25] ~ crc [27] “ crc [29]; 543
544 ncrc[20] = data[30] " data[28] “ data[26] " data[25] ~ data[23]
data[21] ' data[17] “ data[16] ~ data[12] " data[9] ' data[8] “ data[4] ~ crc[4
] * crc [8] " crc [9] ~ crc [12] “ crc [16] ~ crc [17] “ crc [21] " crc [23] ~ crc [25] " 
crc[26] " crc [28] “ crc [30];
545
546 ncrc[21] = data[31] " data[29] ~ data[27] ~ data[26] " data[24]
“ data[22] “ data[18] “ data[17] ~ data[13] ' data[10] ~ data[9] ~ data[5] ~ crc[
5] “ crc [9] " crc [10] “ crc [13] “ crc [17] " crc [18] ~ crc [22] “ crc [24] " crc [26] 
" crc[27] " crc [29] " crc [31]; 547
548 ncrc[22] = data[31] ~ data[29] “ data[27] “ data[26] " data[24]
" data[23] “ data[19] ~ data[18] “ data[16] ~ data[14] “ data[12] " data[ll] “ da 
ta[9] “ data[0] " crc [0] " crc[9] ~ crc[11] ~ crc[12] " crc [14] “ crc[16] “ crc[l 
8] ~ crc [19] " crc [23] “ crc[24] " crc [26] " crc[27] “ crc [29] " crc [31];
549
550 ncrc[23] = data[31] " data[29] " data[27] “ data[26] ~ data[20]
" data[19] “ data[17] " data[16] " data[15] “ data[13] ~ data[9] " data[6] ~ data 
[1] “ data[0] “ crc[0] " crc[l] “ crc[6] " crc[9] " crc[13] “ crc[15] " crc[16] " 
crc[17] ~ crc[19] " crc [20] " crc[26] ~ crc[27] “ crc[29] ~ crc [31];
551
552 ncrc[24] = data[30] " data[28] ~ data[27] “ data[21] “ data[20]
“ data[18] “ data[17] ' data[16] ~ data[14] " data[10] ~ data[7] ' data[2] ~ data
[1] " crc[l] “ crc [2] “ crc [7] " crc [10] " crc [14] ~ crc [16] ~ crc [17] " crc [18]
“ crc[20] " crc[21] " crc [27] " crc[28] “ crc[30];
553
554 ncrc[25] = data[31] " data[29] “ data[28] ~ data[22] “ data[21]
data[19] “ data[18] ~ data[17] “ data[15] * data[11] " data[8] " data[3] “ data
[2] " crc [2] “ crc [3] ~ crc [8] “ crc [11] ~ crc [15] “ crc [17] “ crc [18] ~ crc [19]
~ crc[21] “ crc [22] ' crc [28] ~ crc [29] “ crc [31];
555
556 ncrc[26] = data[31] “ data[28] “ data[26] “ data[25] ~ data[24]
~ data[23] “ data[22] * data[20] " data[19] " data[18] ~ data[10] ~ data[6] ~ dat
a [4] “ data[3] " data[0] " crc[0] " crc[3] ~ crc[4] “ crc [6] “ crc [10] " crc [18]
" crc[19] " crc[20] “ crc[22] “ crc[23] " crc[24] " crc[25] “ crc [26] " crc[28] " 
crc [31] ;
557
558 ncrc[27] = data[29] " data[27] “ data[26] “ data[25] “ data[24]
~ data[23] “ data[21] " data[20] " data[19] " data[ll] “ data[7] “ data[5] “ data
[4] " data[l] “ crc [1] ~ crc [4] ~ crc [5] ~ crc [7] “ crc [11] ~ crc [19] ~ crc [20] ~
crc [21] “ crc [23] “ crc [24] “ crc [25] ' crc [26] " crc [27] ~ crc [29] ;
559
560 ncrc[28] = data[30] " data[28] ~ data[27] “ data[26] ~ data[25]
* data[24] “ data[22] ' data[21] “ data[20] “ data[12] “ data[8] “ data[6] " data
[5] “ data[2] “ crc [2] * crc [5] " crc[6] “ crc[8] " crc [12] ~ crc[20] " crc[21] "
crc [22] " crc [24] ~ crc [25] “ crc [26] ~ crc [27] " crc [28] " crc [30];
561
562 ncrc[29] = data[31] ~ data[29] “ data[28] “ data[27] “ data[26]
" data[25] " data[23] “ data[22] " data[21] ~ data[13] " data[9] " data[7] ~ data
[6] “ data [3] " crc [3] “ crc [6] ~ crc [7] “ crc [9] " crc [13] ~ crc [21] “ crc [22] “
crc[23] ~ crc[25] " crc[26] “ crc[27] " crc[28] ' crc[29] ~ crc[31];
563
564 ncrc[30] = data[30] ‘ data[29] " data[28] " data[27] " data[26]
* data[24] “ data[23] ~ data[22] " data[14] “ data[10] “ data [8] “ data[7] “ data
[4] “ crc [4] ' crc [7] ** crc [8] " crc [10] " crc [14] ~ crc [22] ‘ crc [23] " crc [24]
“ crc[26] “ crc[27] “ crc[28] “ crc[29] ~ crc[30];
565
566 ncrc[31] = data[31] ~ data[30] “ data[29] * data[28] " data[27]
“ data[25] ~ data[24] “ data[23] “ data[15] ~ data[ll] “ data[9] “ data[8] “ data
[5] " crc [5] ~ crc [8] “ crc [9] " crc [11] “ crc [15] ~ crc [23] “ crc [24] ~ crc [25]






Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
A. D E SIG N  VERILO G  CODE
fc-m acro.v








// Fibre Channel level 1 functionality 
// Macro definitions 
// Till Kuendiger
8 ‘define SOFcl 32’blll00101101011011011100010111000 // K28.5 - D21.5
- D23.0 - D23.0
9 ‘define SOCil 32’blll0010110101101101110101011i010 // K28.5 - D21.5
- D23.2 - D23.2
10 ‘define S0Fi2 32’blll00101101011011011100110111100 // K28.5 - D21.5
- D23.1 - D23.1
11 ‘define SOFnl 32’bl1100101101011011010101010101010 // K28.5 - D21.5
- D21.2 - D21.2
12 ‘define S0Fn2 32’bl1100101101011011010100110101001 // K28.5 - D21.5
- D21.1 - D21.1
13 ‘define S0Fi3 32’bl1100101101011011011001010110010 // K28.5 - D21.5
- D22.2 - D22.2
14 ‘define S0Fn3 32’bl1100101101011011011000110110001 // K28.5 - D21.5
- D22.1 - D22.1
15 ‘define S0Fc4 32’bl1100101101011011100100011001000 // K28.5 - D21.5
- D25.0 - D25.0
16 ‘define S0Fi4 32’bl1100101101011011100101011001010 // K28.5 - D21.5
- D25.2 - D25.2
17 ‘define S0Fn4 32’bl1100101101011011100100111001001 // K28.5 - D21.5
- D25.1 - D25.1
18 ‘define SOFf 32’bl1100101101011011100001011000010 // K28.5 - D21.5
- D24.2 - D24.2
19 ‘define EOFtn 32’bll100101100010011010101110101011 // K28.5 - D21.4
- D21.3 - D21.3
20 ‘define EOFtp 32’bl1100101101011011010101110101011 // K28.5 - D21.5
- D21.3 - D21.3
21 ‘define EOFdtn 32’bll100101100010011000110010001100 // K28.5 - D21.4
- D21.4 - D21.4
22 ‘define EOFdtp 32’bll100101101011011010110010101100 // K28.5 - D21.5
- D21.4 - D21.4
23 ‘define EOFan 32’bl1100101100010011000111110101111 // K28.5 - D21.4
- D21.7 - D21.7
24 ‘define EOFap 32’bl1100101101011011010111110101111 // K28.5 - D21.5
- D21.7 - D21.7
25 ‘define EOFnn 32’bl1100101100010011010111010101110 // K28.5 - D21.4
- D21.6 - D21.6
26 ‘define EOFnp 32’bl1100101101010011010111010101110 // K28.5 - D21.5
- D21.6 - D21.6
27 ‘define EOFnin 32’blOl10101010101001010111010101110 // K28.5 - DIO. 4
- D21.6 - D21.6
28 ‘define EOFnip 32’bl1100101010101011010111010101110 // K28.5 - DIO. 5
- D21.6 - D21.6
29 ‘define EOFdtin 32’bll100101010101001000110010001100 // K28.5 - DIO. 4
- D21.4 - D21.4
30 ‘define EOFdtip 32 ’bl1100101010101011000110010001100 / / K28.5 - DIO. 5
- D21.4 - D21.4
31 ‘define EOFrtn 32’bll100101100011001100110011001100 // K28.5 - D21.4
- D25.4 - D25.4
32 ‘define EOFrtp 32’bll100101101011011100110011001100 // K28.5 - D21.5
- D25.4 - D25.4
33 ‘define EOFrtin 32’bll100101010101001100110011001100 // K28.5 - DIO. 4
D25.4 D25.4
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34 ‘define EOFrtip 32’bll100101010101011100110011001100 // K28.5 - DIO. 5
- D25.4 - D25.4
35 // FC primitive signals - pre 8b/10b encoding
36 ‘define IDLE 32’bll100101100011001010110110101101 // K28.5 - D21.4
- D21.5 - D21.5
37 ‘define R_RDY 32’bl1100101100011000101001001010010 // K28.5 - D21.4
- DIO.2 - DIO.2
38 ‘define BB_SCs 32’bll100101100011001011010010110100 // K28.5 - D21.4
- D22.4 - D22.4
39 ‘define BB.SCr 32’bll100101100011001011011010110110 // K28.5 - D21.4
- D22.6 - D22.6
40 ‘define VC_RDY 32’b111001011010111lxxxxxxxxxxxxxxxx // K28.5 - D21.7
- VC_ID - VC_ID
41 ‘define SYNx 32’blll0010111111011xxxxxxxxxxxxxxxx // K28.5 - D31.3
- CS X -■ CS_X
42 ‘define SYNy 32’bl11001011111101lxxxxxxxxxxxxxxxx // K28.5 - D31.3
- CS_Y -■ CS_Y
43 ‘define SYNz 32’blll001011illi011xxxxxxxxxxxxxxxx // K28.5 - D31.3
- CS_Z -■ CS_Z
44 // FC primitive sequence - pre 8b/10b encoding
45 ‘define NOS 32’blll00101101010011111110100101010 // K28.5 - D21.2
- D31.5 - D5.2
46 ‘define OLS 32’bl1100101101010100101010010101010 // K28.5 - D21.1
- DIO.4 - D21.2
47 ‘define LR 32’bll100101010010101111110101001010 // K28.5 - D9.2
- D31.5 - D9.2
48 ‘define LRR 32’blllOOlOHOlOlOOll 111100101001010 // K28.5 - D21.1




// FC events 
‘define enull 6’b000000 // no event
52 // FC ordered sets - pre 8b/10b encoding (frame delimiters).
53 ‘define e_sofcl 6 bOOOOOl // K28.5 - D21.5 - D23.0 - D23.0
54 ‘define e_sofil 6 bOOOOlO // K28.5 - D21.5 - D23.2 - D23.2
55 ‘define e_sofi2 6 bOOOOll // K28.5 - D21.5 - D23.1 - D23.1
56 ‘define e_sofnl 6 bOOOlOO // K28.5 - D21.5 - D21.2 - D21.2
57 ‘define e_sofn2 6 bOOOlOl // K28.5 - D21.5 - D21.1 - D21.1
58 ‘define e_sofi3 6 bOOOHO // K28.5 - D21.5 - D22.2 - D22.2
59 ‘define e_sofn3 6 bOOOlll // K28.5 - D21.5 - D22.1 - D22.1
60 ‘define e_sofc4 6 bOOlOOO // K28.5 - D21.5 - D25.0 - D25.0
61 ‘define e_sofi4 6 bOOlOOl // K28.5 - D21.5 - D25.2 - D25.2
62 ‘define e_sofn4 6 bOOlOlO // K28.5 - D21.5 - D25.1 - D25.1
63 ‘define e_soff 6 bOOlOll // K28.5 - D21.5 - D24.2 - D24.2
64 ‘define e_eoftn 6 bOOHOO // K28.5 - D21.4 - D21.3 - D21.3
65 ‘define e_eoftp 6 bOOHOl // K28.5 - D21.5 - D21.3 - D21.3
66 ‘define e_eofdtn 6 bOOlllO // K28.5 - D21.4 - D21.4 - D21.4
67 ‘define e_eofdtp 6 bOOllll // K28.5 - D21.5 - D21.4 - D21.4
68 ‘define e_eofan 6 bOlOOOO // K28.5 - D21.4 - D21.7 - D21.7
69 ‘define e_eofap 6 bOlOOOl // K28.5 - D21.5 - D21.7 - D21.7
70 ‘define e_eofnn 6 bOlOOlO // K28.5 - D21.4 - D21.6 - D21.6
71 ‘define e_eofnp 6 bOlOOll // K28.5 - D21.5 - D21.6 - D21.6
72 ‘define e_eofnin 6 bOlOlOO // K28.5 - DIO.4 - D21.6 - D21.6
73 ‘define e_eofnip 6 bOlOlOl // K28.5 - DIO. 5 - D21.6 - D21.6
74 ‘define e_eofdtin 6 bOlOHO // K28.5 - DIO.4 - D21.4 - D21.4
75 ‘define e_eofdtip 6 bOlOlll // K28.5 - DIO. 5 - D21.4 - D21.4
76 ‘define e_eofrtn 6 bOHOOO // K28.5 - D21.4 - D25.4 - D25.4
77 ‘define e_eofrtp 6 bOHOOl // K28.5 - D21.5 - D25.4 - D25.4
78 ‘define e_eofrtin 6 bOHOlO // K28.5 - DIO.4 - D25.4 - D25.4
79 ‘define e_eofrtip 6 bOHOll // K28.5 - DIO. 5 - D25.4 - D25.4
80 // FC primitive signals - pre 8b/10b encoding
81 ‘define e_idle 6’b011100 // K28.5 - D21.4 - D21.5 -
82 ‘define e_r_rdy ei’bOlllOl // K28.E D21.4 DIO.2 _ DIO.
83 ‘define e_bb_scs 6’bOllllO // K28.5 - D21.4 - D22.4 - D22.4
84 ‘define e_bb_scr 6’bOlllll // K28.5 - D21.4 - D22.6 - D22.6
D21.5
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6’blOOOOO // K28.5 - D21.7 -
6’blOOOOl // K28.5 - D31.3 -
6’bl00010 // K28.5 - D31.3 -
6’blOOOll // K28.5 - D31.3 -









6’bl00100 // K28.5 
6’blOOlOl // K28.5 
6’blOOllO // K28.5 
6’blOOlll // K28.5
VC_ID - VC_ID 
CS_X - CS_X 


















// Loss of Signal 
// Timeout condition (R_T_
98
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Testbench Code and Simulation Scripts
M akefile This is the GNU Makefile for running the functional simulation of both RTL  and 
gate level code.
1 VERILOG = ncverilog
2
3 FILES = fc-l_bus_tb.v fc-top.v misc.v FC-l.v fc-code.v fc-portrx.v fc-
porttx.v fc-txqueue.v hdss2_256x32cm4/Typical/hdss2_256x32cm4.v hdss2_538x32cm4/ 
Typical/hdss2_538x32cm4.v
4 VERILOG OPTS = +access+c
5
6 GATE_FILES = FC-l_bus_tb_compile.v fc_node_compile.v hdss2_256x32cm4/T
ypical/hdss2_256x32cm4.v hdss2_538x32cm4/Typical/hdss2_538x32cm4.v artisan/aci/s 
c/verilog/tsmcl8_neg.v
7





10 ART_FILES = FC-l_bus_tb_compile.v fc_node_art.v hdss2_256x32cm4/Worst/




13 ${VERIL0G> ${VERIL0G_0PTS} ${FILES>
14
15 gsim: ${GATE_FILES>
16 ${VERIL0G> ${VERIL0G_OPTS} ${GATE_FILES>
17
18 vst_sim: $-[VST_FILES>
19 rm -f vst_sim.log
20 ${VERIL0G> ${VERIL0G_0PTS> ${VST_FILES> > vst_sim.log
136
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21
22 art_sim: ${ART_FILES}
23 rm -f art_sim.log
24 ${VERILOG} ${VERILOG_OPTS} ${ART_FILES> > art_sim.log
fc-l_bus_tb.v
This is the test bench for verifing the fibre channel node.
1 // Fibre Channel port Verification testbench
2 //






9 'define PERIOD 0.94




14 ‘define NUM_CYCLES 16
15 ‘define START TIME 3
16 ‘define STOP.TIME 8000




21 reg fclock, clock, dummy_clock;
22 reg reset;
23 reg [31:0] tx_data[l:15]; // input stimulus vectors
24




29 /* Data Bus */
30 reg [11:0] addr;
31 reg we;
32 tri [31:0] bus;
33 reg [31:0] busData;
34




39 /* arbitraty counter for test bench */
40 integer N, C, mcd;
41
42 /* Clocks */
43 always # ‘HALF_PERI0D fclock = "fclock;
44 always #(‘HALF_PERI0D * 10) clock = "clock;
45
46
47 assign bus = we ? busData : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
48
49 /* connect dummy signal */
50 alwaysO(out) begin in = out; end
51 always®(outq) begin inq = outq;end
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52
53 /* instantiate device */





57 /* Setup database */
58 $shm_open("FC-node.db");





.nevent,node.port.cmprx.Z, node.port.tqueue.txBuffer.da, node.port.tqueue.txBuf 
fer.doa,node.port.tqueue.txBuffer.oea,node.port.tqueue.txBuffer.addra_ram,node.t 
data,node.port.tqueue.txsize,node.port.tqueue.txCount,node.port.tqueue.txBuffer. 
dob_ram,node.port.tqueue.txBuf fer.addrb_ram,node.port.tqueue.f Z,node.port.tqueue 
.outZ,node.port.tqueue.txword,node.rxbufSel,node.rxbufRelease,node.port.rxbuf.rx 
dat a,node.port.rxbuf.buf f erCt1,node.port.rxbuf.rxaddr,node.port.rxbuf.buf Sel,nod 
e.port.lrxdata,node.port.rdata,node.port.lcycle,node.port.scycle,node.port.cycle 






62 clock = 0;
63 fclock = 1;
64 r6S6t s o •
65 busData = 32’b00000000000000000000000000000000;
66
67 mcd = $fopen("fc-node_tb.log");
68 end
69
70 /* load transmit frame data */
71 initial begin
72 $fdisplay(mcd, "fc-node_tb.v: External loopback test\n\nAs 
serting reset condition");
73 #(‘PERIOD * 15) reset = 1;
74
75 /* load transmit frame data */
76 #(‘PERIOD) busData = 32’bOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO;
77 addr = 12’bOlOOOOOOOOOO; // Buffer Control Register
78 we = 1;
79 busData = tx_data[l];
80 $fdisplay(mcd,"Begin transmit buffer load\nTransmit Data")
81 for(N = 2; N < ‘NUM.CYCLES; N = N + 1) begin
82 $f display (mcd, "\t ’/th\t7,h\tTime: ", addr+0, busData, $t
ime);
83 #(‘PERIOD * 10) addr = addr + 1;
84 busData = tx_data[N];
85 end











#(‘PERIOD *10) addr = 12’b000000000000; 
we = 0;
/* wait for Receive IRQ */
for(N=l;irq == 0; N=N+1) begin #(‘PERIOD *10) addr = 12’bO 
#(‘PERI0D * 40)$fdisplay(mcd,"Receive IRQ Event\tTime",$ti
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me);















































This is the test bench for verify the compiled fibre channel bus interaction.
1 // FC-l_bus_tb_compile.v
2 // Fibre Channel port module
3 //







#(‘PERIOD * 10) addr = 12’bOlOOOOOOOOOO; 
for(N = 0; N < (‘NUM_CYCLES+1); N = N + 1) begin
$fdisplay("\t 7,h\t7,h\tTime: ", addr - 1, bus, $time); 
#(‘PERIOD * 10) addr = addr + 1;
end
$fdisplay("\t 7,h\t'/,h\tTime: ", addr, bus, $time); 
$fdisplay("Transmit Buffer Read Complete");
for(; irq == 0; ) begin #(‘PERI0D *10) addr = 0; end
#(‘PERIOD * 10)addr = 12’blOOOOOOOOOOO; 






#(‘PERIOD * 40) C = (N/4) + 1;
$fdisplay(mcd,"Receive IRQ Event\tTime", $time);
$fdisplay(mcd, "\nCalculated frame size = °/,h\n\nStart Rx Do
#(‘PERIOD *10) addr = 12’blOOOOOOOOOOO; 
for(N=0; N < C; N=N+1) begin
#(‘PERIOD *10) addr = addr + 1; 
if(N > 0) begin
$f display (mcd, "\t */0h\t°/,h\t", addr-2,bus,$time);
end
end
#(‘PERIOD *10) $f display (mcd, "\t 7„h\t7,h\t", addr-1, bus, $ti
addr = 12’b000000000000;
$fdisplay(mcd,"Done Rx Download");
/* Transmit Buffer re-read data test
for(N=l;bus[2] == 0;N=N+1) begin #(‘PERIOD *10) addr = 12’
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9 ‘define PERIOD 3.76
10 ‘define HALF.PERIOD 1.88
11 ‘define NUM CYCLES 16
12 ‘define START.TIME 3
13 ‘define ST0P_TIME 8000




18 reg fclock, clock, dummy_clock;
19 reg reset;
20 reg [31:0] tx_data[l:15]; // input stimulus vectors
21




26 /* Data Bus */
27 reg [11:0] addr;
28 reg we;
29 tri [31:0] bus;
30 reg [31:0] busData;
31




36 /* arbitraty counter for test bench */
37 integer N, C;
38
39 Clocks ^/
40 always # ‘HALF_PERI0D fclock = "fclock;
41 always #(‘HALF.PERIOD * 10) clock = "clock;
42
43
44 assign bus = we ? busData : 32’bzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz;
45
46 /* connect dummy signal */
47 always®(out) begin in = out; end
48 always®(outq) begin inq = outq;end
49
50 /* instantiate device */









57 $readmemb(‘STIM DATA, tx data);
58
59 clock = 0
60 fclock = 1
61 reset = 0
62 busData = 32’bOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO;
63 end
64
65 /* load transmit frame data */
66 initial begin
67 #(‘PERIOD * 15) reset =1;
68
69 /* configure internal loopback
140
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TO $display("Enable internal loopback");
71 addr = 12’b000000000001;
72 we = 1;
73 busData = 32^00000000000000000000000000111000; */
74
75 /* load transmit frame data */
76 #(‘PERIOD) busData = 32’b00000000000000000000000000000000;
77 addr = 12’bOlOOOOOOOOOO; // Buffer Control Register
78 we = 1;
79 busData = tx_data[l];
80 $display("Transmit Data");
81 for(N = 2; N < ‘NUM_CYCLES; N = N + 1) begin
82 $display("\t 7,h\t7,h\tTime: ", addr+0, busData, $time);
83 #('PERIOD * 10) addr = addr + 1;
84 busData = tx_data[N];
85 end
86 $display("\t %h\t‘/,h\tTime: ", addr+0, busData, $time);
87 $display("Done Tx Load");
88 #(‘PERIOD *10) addr = 12’b000000000000;
89 we = 0;
90
91 /* wait for Receive IRQ */
92 for(N=l;irq == 0; N=N+1) begin #(‘PERI0D *10) addr = 12’bO
00000000000; end
93 #(‘PERI0D * 40)$display("Receive IRQ Event\tTime",$time);
94 for(N=4;irq == 0; N=N+1) begin #(‘PERIOD *10) addr = 12’b0
00000000000; end
95 #(‘PERIOD * 40) C = (N/4) + 1;
96 $display("Receive IRQ Event\tTime", $time);
97
98 $display("FrameSize = 7,h\nStart Rx Download" ,C);
99 #(‘PERIOD *10) addr = 12’blOOOOOOOOOOO;
100 for(N=0; N < C; N=N+1) begin
101 #(‘PERIOD *10) addr = addr + 1;
102 if(N > 0) begin
103 $display("\t '/0h\t70b\t", addr-2,bus,$time);
104 end
105 end
106 #(‘PERI0D *10) $display("\t "/0h\t7,h\t" , addr-1,bus,$time) ;
107 $display("Done Rx Download");
108
109
110 /* Transmit Buffer re-read data test
111 for(N=l;bus[2] == 0;N=N+1) begin #(‘PERIOD *10) addr = 12’
bOOOOOOOOOOOO; end
112
113 $display("Transmit Buffer Read");
114 #(‘PERIOD * 10) addr = 12’bOlOOOOOOOOOO;
115 for(N = 0; N < (‘NUM_CYCLES+1); N = N + 1) begin
116 $display("\t °/.h\t70h\tTime: ", addr - 1, bus, $time);
117 #(‘PERIOD * 10) addr = addr + 1;
118 end
119 $display("\t %h\tY.h\tTime: ", addr, bus, $time);
120 $display("Transmit Buffer Read Complete");
121
122 for(; irq == 0; ) begin #(‘PERI0D *10) addr = 0; end
123
124 #(‘PERIOD * 10)addr = 12’blOOOOOOOOOOO;
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This is the Cadence SimVision command script for generating timing graphs.
1 # SimVision Command Script (Mon Mar 14 16:33:10 EST 2005)
2
3 #
4 # Open databases
5 #
6 if {[database find -match exact -name "FC-node.db"] == {}} {







13 set time 6783040ps
14 if {[cursor find -match exact -name "TimeF"] == {>} {
15 cursor new -name "TimeF" -time $time
16 > else {
17 cursor set -using "TimeF" -time $time
18 >
19 set time 6735100ps
20 if {[cursor find -match exact -name "TimeE"] == { »  {
21 cursor new -name "TimeE" -time $time
22 > else {
23 cursor set -using "TimeE" -time $time
24 >
25 set time 6208700ps
26 if { [cursor find -match exact -name "TimeD"] == {}} {
27 cursor new -name "TimeD" -time $time
28 > else {
29 cursor set -using "TimeD" -time $time
30 >
31 set time 5823300ps
32 if { [cursor find -match exact -name "TimeC"] == { »  {
33 cursor new -name "TimeC" -time $time
34 > else {
35 cursor set -using "TimeC" -time $time
36 >
37 set time 5033700ps
38 if {[cursor find -match exact -name "TimeB"] == { »  {
39 cursor new -name "TimeB" -time $time
40 > else {
41 cursor set -using "TimeB" -time $time
42 >
43 set time 164.5ns
44 if {[cursor find -match exact -name "TimeA"] == { »  {
45 cursor new -name "TimeA" -time $time
46 } else {




51 # Design Browser Windows
142
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52 #
53 if {[window find -match exact -name "Design Browser 1"] == {>} {
54 window new DesignBrowser -name "Design Browser 1" -geometry 700x5
00+0+0
55 > else {
56 window geometry "Design Browser 1" 700x500+0+0
57 >
58 window target "Design Browser 1" on
59 browser using "Design Browser 1"
60 browser set \
61 -scope {"FC-node.db"::FC_tb>
62 browser yview see {"FC-node.db"::FC tb>
63
64 #
65 # Waveform Windows
66 #
67 if {[window find -match exact -name "Waveform 1"] == { »  {
68 window new WaveWindow -name "Waveform 1" -geometry 1265x600+0+0
69 } else {
70 window geometry "Waveform 1" 1265x600+0+0
71 >
72 window target "Waveform 1" on
73 waveform using "Waveform 1"
74 waveform sidebar visibility partial
75 waveform set \
76 -primarycursor "TimeA" \
77 -signalnames name \
78 -signalwidth 175 \
79 -units ns \
80 -valuewidth 75
81 cursor set -using "TimeA" -time 164.5ns
82 waveform baseline set -time 14,lOOps
83
84 set id [waveform add -signals {"FC-node.db"::FC_tb.reset}]
85 waveform format $id -radix °/,b -trace digital -color #00ff00 -symbol {}
86 set id [waveform add -signals {"FC-node.db"::FC_tb.clock}]
87 waveform format $id -radix '/,b -trace digital -color #00ff00 -symbol {}
88 set id [waveform add -signals {"FC-node.db"::FC_tb.fclock}]
89 waveform format $id -radix 7,b -trace digital -color #00ff00 -symbol {}
90 set id [waveform add -signals {"FC-node.db"::FC_tb.addr[11:0]}]
91 waveform format $id -trace digital -color #00ff00 -symbol {}
92 set id [waveform add -signals {"FC-node.db"::FC_tb.bus[31:0]}]
93 waveform format $id -trace digital -color #00ff00 -symbol {}
94 set id [waveform add -signals {"FC-node.db"::FC_tb.we}]
95 waveform format $id -radix %b -trace digital -color #00ff00 -symbol {}
96 set id [waveform add -signals {"FC-node.db"::FC_tb.irq}]
97 waveform format $id -radix 7,b -trace digital -color #00ff00 -symbol {}
98 set id [waveform add -signals {"FC-node.db"::FC_tb.out}]
99 waveform format $id -radix °/0b -trace digital -color #00ff00 -symbol {}
100





106 preferences set ams-show-flow {1}
107 preferences set ams-show-potential {1}
108 preferences set analog-height {5}
109 preferences set color-verilog-by-value {1}
110 preferences set create-cursor-for-new-window {0}
111 preferences set cv-num-lines {25}
112 preferences set cv-show-only {1}
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113 preferences set db-scope-gen-compnames {0}
114 preferences set db-scope-gen-icons {1}
115 preferences set db-scope-gen-sort {name}
116 preferences set db-scope-gen-tracksb {0}
117 preferences set db-scope-systemc-processes {1}
118 preferences set db-scope-verilog-cells {1}
119 preferences set db-scope-verilog-functions {1}
120 preferences set db-scope-verilog-namedbegins {1}
121 preferences set db-scope-verilog-namedforks {1}
122 preferences set db-scope-verilog-tasks {1}
123 preferences set db-scope-vhdl-assertions {1}
124 preferences set db-scope-vhdl-assignments {1}
125 preferences set db-scope-vhdl-blocks {1}
126 preferences set db-scope-vhdl-breakstatements {1}
127 preferences set db-scope-vhdl-calls {1}
128 preferences set db-scope-vhdl-generates {1}
129 preferences set db-scope-vhdl-processstatements {1}
130 preferences set db-scope-vhdl-unnamedprocesses {1}
131 preferences set db-show-editbuf {0}
132 preferences set db-show-modnames {0}
133 preferences set db-show-values {simulator}
134 preferences set db-signal-filter-constants {1}
135 preferences set db-signal-filter-generics {1}
136 preferences set db-signal-filter-other {1}
137 preferences set db-signal-filter-quantities {1}
138 preferences set db-signal-filter-signals {1}
139 preferences set db-signal-filter-terminals {1}
140 preferences set db-signal-filter-variables {1}
141 preferences set db-signal-gen-radix {default}
142 preferences set db-signal-gen-showdetail {0}
143 preferences set db-signal-gen-showstrength {0}
144 preferences set db-signal-gen-sort {name}
145 preferences set db-signal-show-assertions {1}
146 preferences set db-signal-show-errorsignals {1}
147 preferences set db-signal-show-fibers {1}
148 preferences set db-signal-show-inouts {1}
149 preferences set db-signal-show-inputs {1}
150 preferences set db-signal-show-internal {1}
151 preferences set db-signal-show-live {1}
152 preferences set db-signal-show-mutexes {1}
153 preferences set db-signal-show-outputs {1}
154 preferences set db-signal-show-semaphores {1}
155 preferences set db-signal-vlogfilter-branches {1}
156 preferences set db-signal-vlogfilter-memories {1}
157 preferences set db-signal-vlogfilter-parameters {1}
158 preferences set db-signal-vlogfilter-registers {1}
159 preferences set db-signal-vlogfilter-variables {1}
160 preferences set db-signal-vlogfilter-wires {1}
161 preferences set default-ams-formatting {potential}
162 preferences set default-time-units {ar}
163 preferences set delete-unused-cursors-on-exit {1}
164 preferences set delete-unused-groups-on-exit {1}
165 preferences set enable-toolnet {0}
166 preferences set initial-zoom-out-full {0}






Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

































204 ScrollRight "Right arrow"
205 ScrollLeft "Left arrow"
206 ScrollUp "Up arrow"






213 preferences set marching-waveform {1}
214 preferences set prompt-exit {1}
215 preferences set prompt-on-reinvoke {1}
216 preferences set respond-to-simvision-command {1}
217 preferences set restore-state-on-startup {0}
218 preferences set save-state-on-startup {0}
219 preferences set sb-double-click-command {@goto-definition}
220 preferences set sb-editor-command {xterm -e /usr/dt/bin/dtpad +'/,L 7.F}
221 preferences set sb-history-size {10}
222 preferences set sb-radix {default}
223 preferences set sb-show-strength {1}
224 preferences set sb-syntax-highlight {1}
225 preferences set sb-syntax-types {
226 {-name "VHDL/VHDL-AMS" -cleanname "vhdl" -extensions {.vhd .vhdl}}
227 {-name "Verilog/Verilog-AMS" -cleanname "verilog" -extensions {.v
.vams .vms .va}}
228 {-name "C" -cleanname "c" -extensions {.c}}
229 {-name "C++" -cleanname "c++" -extensions {.h .hpp .cc .cpp .CC}}
230 {-name "SystemC" -cleanname "systemc" -extensions {.h .hpp .cc .c
pp .CC}}
231 }
232 preferences set sb-tab-size {8}
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233 preferences set schematic-show-values {simulator}
234 preferences set search-toolbar {1}
235 preferences set seq-time-width {30}






242 preferences set sfb-default-tree {0}
243 preferences set sfb-max-cell-width {40}
244 preferences set show-database-names {0}
245 preferences set show-full-signal-names {0}
246 preferences set show-strength {0}
247 preferences set show-times-on-cursors {1}
248 preferences set show-times-on-markers {1}












261 preferences set snap-to-edge {1}
262 preferences set toolbars-style {icon}
263 preferences set transaction-height {3}
264 preferences set txe-locate-add-fibers {yes}
265 preferences set txe-locate-create-waveform {sometimes}
266 preferences set txe-locate-pop-waveform {yes}
267 preferences set txe-locate-scroll-x {yes}
268 preferences set txe-locate-scroll-y {yes}
269 preferences set txe-man-doubleclick-search {edit}
270 preferences set txe-navigate-search-locate {no}
271 preferences set txe-navigate-waveform-locate {yes}
272 preferences set txe-navigate-waveform-next-child {no}
273 preferences set txe-search-default-form {built_in.basic}
274 preferences set txe-search-result-limit {200}
275 preferences set txe-search-reuse-window {never}
276 preferences set txe-search-show-linenumbers {yes}
277 preferences set txe-search-style {form}
278 preferences set txe-view-hold {off}
279 preferences set use-signal-type-colors {0}
280 preferences set use-signal-type-icons {1}
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295 other #ffff00
296 >
297 preferences set vhdl-colors {
306 - ""
307 >
308 preferences set waveform-banding {1}
309 preferences set waveform-height {10}






















This is the Synopsys Design Compiler command script for logic synthesis of the design.
1 /* Till Kuendiger
2 Virtual Silicon Tech. library script for DC
3 */
4
5 synthetic_library = {dw_foundation.sldb dwOl.sldb dw02.sldb dw03.sldb 
dw04.sldb dw05.sldb dw06.sldb dw07.sldb dw08.sldb >
6 dw_prefer_mc_inside = true
7
8 search_path = {.}
9 search_pat = search_path + {synopsys_root + /libraries/syn}
10 search_path = search_path + {libraries/syn}
11 search_path = search_path + {../syn}
12 search_path = search_path + {../hdss2_256x32cm4/Worst>
13 search_path = search_path + {../hdss2_538x32cm4/Worst>
14
15 link_library = "tpz973gwc.db vst_nl8_sc_tsm_c4_wc.db hdss2_256x32cm4. 
db hdss2_538x32cm4.db dw_foundation.sldb dwOl.sldb dw02.sldb dw03.sldb dw04.sldb
dw05.sldb dw06.sldb dw07.sldb dw08.sldb *"
16
17 target_library = {tpz973gwc.db vst_nl8_sc_tsm_c4_wc.db hdss2_256x32cm4 
.db hdss2_538x32cm4.db>
18 symbol_library = { >
19
20 /* Assume there is a ./Work directory */
21 define_design_lib work -path WORK
22
23 /* Try and make names compatible with Cadence dfll, from Preview man.
*/
24 bus_naming_style = "7,s_7,d_"
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25 verilogout_no_tri = "true"
26 define_name_rules preview -allowed "A-Za-z0-9_" -target_bus_naming_sty 
le "7.s_7.d_"
27 bus_dimension_separator_style =
28 /* Preview man. page says set the verilogout_single_bit = true, but to
29 get the sram cells to work you may need false. */
30 verilogout_single_bit = "false"
31
32 company = "RCIM, U of W"





38 read lib vst nl8 sc tsm c4 wc.lib
39
40 target_library = {vst_nl8_sc_tsm_c4_wc.db tpz973gwc.db hdss2_256x32cm4 
.db hdss2_538x32cm4.db>
41
42 analyze -format verilog -lib WORK {"../misc.v">
43 analyze -format verilog -lib WORK ../fc-code.v"}
44 analyze -format verilog -lib WORK {"../fc-portrx.v"}
45 analyze -format verilog -lib WORK {"../fc-porttx.v"}
46 analyze -format verilog -lib WORK ../fc-txqueue.v"}
47 analyze -format verilog -lib WORK {"../FC-l.v"}
48 analyze -format verilog -lib WORK {"../fc-top_10_wrapper.v"}
49
50 sh rm elab.log
51
52 elaborate fc_node -arch "verilog" -lib WORK -update > elab.log
53
54 write -format db -hierarchy -output "fc_node_elab.db"
55 /*





0 1  /:fl<j|o|«j|e5|e5)C3)o|ej)e:fl<5|CS|es(«j)<a|ej)ejtej(ejfc*******
62 Setup clocks
63
64 clock has a period of 9.41, however we will set a period of 8.469 fo
r some extra security
65 fclock has a period of 0.941 howerver we will us 0.8469
@ 0 3|C3|C?|e)|C3|C3|E>|C3|C?|C9|e3|C3|C3|C9|C$9|«:|C3|C9|e3|C3|C9|C3|C3|C3|(:|c/
67 create_clock -name "clock" -period 8.469 -waveform { "0" "4.2345" } { "
clock" >
68 set_dont_touch_network find(clock, "clock")
69 set clock_transition 0 clock
70
71 create_clock -name "fclock" -period 0.8469 -waveform { "0" "0.42345" }
{ "fclock" >
72 /*set_clock_skew all_clocks() -uncertainty 0.1*/
73 set_clock_skew clock -uncertainty 0.20
74 set_clock_skew fclock -uncertainty 0.10
75 set_dont_touch_network find(clock, "fclock")
76 set clock transition 0 fclock
77
79 Setup reset
0 Q  9|e9|e9|c9|e9|ea|ea)c9|e^ ca|eafea|ca|e9|C9|ea|e^ ca)e9|e9)e9fca|e9|e9)ca)ca|e ^
81 set_driving_cell -none reset
82 set_drive 0 reset
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0 7  3|e3)e3|ca|ca|e3|catca|cafe3|ca|ea|ca|eafe3|e3te3|ca|ca|c3|c^e^ea|c3)e4c9|e ^
88 all_inputs_wo_rst_clk_link = all_inputs() - "clock" - "fclock" - "rese 
t" - "in" - "inq"
89 set_input_delay 0.16 -clock clock all_inputs_wo_rst_clk_link
90 set_input_delay 0.16 -clock fclock in
91 set_input_delay 0.16 -clock fclock inq
92 set_driving_cell -cell PDIDGZ in
93 set_driving_cell -cell PDIDGZ inq
94 set_driving_cell -cell PDIDGZ addr
95 set_driving_cell -cell PDIDGZ we





101 all_outputs_wo_link = all_outputs() - "out" - "outq"
102 set_output_delay 0.1 -clock clock all_outputs() - "out" - "outq"
103 set_output_delay 0.1 -clock fclock out
104 set_output_delay 0.1 -clock fclock outq
105 set_load load_of(tpz973gwc/PDU24DGZ/I) dataBus
106 set_load load_of(tpz973gwc/PDU24DGZ/I) out
107 set_load load_of(tpz973gwc/PDU24DGZ/I) outq
108 set_load load_of(tpz973gwc/PDU24DGZ/I) irq
109 set_load load_of(tpz973gwc/PDU24DGZ/I) berr











121 c.range = 8.469 * 0.10
122 group_path -critical_range c_range -name clock -to clock
123 cf_range = 0.8469 * 0.10
124 group_path -critical_range cf_range -name fclock -to fclock
125





131 compile_new_optimization = true
132
133
134 set dont use vst nl8 sc tsm c4_wc/N0R3D4
135
136 /*set_max_area 35000 */
137 /*
138 compile -map_effort high
139 */
140 compile -boundary optimization -map_effort high -auto_ungroup delay
141
142 /* fix design rules */
143 compile -map_effort high -incremental_mapping -only_design_rule
144
145 /* optimize fixed design */
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146 compile -map_effort high -area_effort low -incremental_mapping -ungrou
p_all
147
148 /* make it meet timing */
149 compile -map_effort high -area_effort low -incremental_mapping -only_h
old_time
150
151 compile -verify -verify_effort high > verify_fc_node.log
152
153 check.design > design.check.rpt
154 report_timing > timing.rpt
155 report_area > area.rpt
156 report_hierarchy > hierarch.rpt
157 report.resources > resources.rpt
158 report.power > power.rpt
159 report.constraints > contstraints.rpt
160 write.sdf fc.node.sdf
161
162 write -format db -hierarchy -output "fc_node.compile.db"





168 read -format db fc.node.compile.db
169 analyze -format verilog -lib WORK {"../fc-wrapper2.v"}
170




175 set.dont.touch find (cell "*_pad")
176 /*set_dont.touch node */
177
178 write -format db -hierarchy -output "fc.wrapper elab.db"
179








188 compile.new.optimization = true
189
190
191 compile -map.effort high -area.effort low -boundary.optimization
192
193 write -format db -hierarchy -output "fc.wrapper.compile.db"
194 write -format verilog -hierarchy -no.implicit -output "fc.wrapper.comp 
ile.v"
195
196 check.design > design.check.wrapper.rpt
197 report.timing > timing.wrapper.rpt
198 report.area > area.wrapper.rpt
199 report.hierarchy > hierarch.wrapper.rpt
200 report.resources > resources.wrapper.rpt
201 report.power > power.wrapper.rpt
202 report.constraints > contstraints.wrapper.rpt
203
204 write constraints -cover design -format sdf-v2.1 -output fc wrapper.sd
f
205 write.sdc fc.wrapper.sdc
206 write.script -format dctcl > fc.wrapper.tel
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207
lc.script








7 write_lib -format db -output hdss2_538x32cm4.db hdss2_538x32cm4_lib
8
9 read_lib hdss2_256x32cm4.1ib
10 write_lib -format db -output hdss2_256x32cm4.db hdss2 256x32cm4.lib
11
syn .art.script
The Synopsys Design Compiler command script for Artisan logic synthesis.
1 /* Till Kuendiger
2 Aritisan Sage-X library script for DC
3 */
4
5 synthetic_library = {dw_foundation.sldb dwOl.sldb dw02.sldb dw03.sldb 
dw04.sldb dw05.sldb dw06.sldb dw07.sldb dw08.sldb }
6 dw_prefer_mc_inside = true
7
8 search_path = {.}
9 search_pat = search_path + {synopsys_root + /libraries/syn}
10 search_path = search_path + {synopsys/syn/libraries/syn}
11 search_path = search_path + {artisanl8.2.0/aci/sc/synopsys>
12 search_path = search_path + -[artisanl8.2.0/TSMCH0ME/digital/synopsys/t
pz973g_230a>
13 search_path = search_path + {hdss2_256x32cm4/Worst}
14 search_path = search_path + {hdss2_538x32cm4/Worst}
15
16 link_library = "tpz973gwc.db slow.db hdss2_256x32cm4.db hdss2_538x32cm 
4.db dw_foundation.sldb dwOl.sldb dw02.sldb dw03.sldb dw04.sldb dw05.sldb dw06.s 
ldb dw07.sldb dw08.sldb *"
17




21 /* Assume there is a ./Work directory */
22 define_design_lib work -path WORK
23
24 /* Try and make names compatible with Cadence dfll, from Preview man.
*/
25 bus_naming_style = "7»s_7„d_"
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26 verilogout.no_tri = "true"
27 define_name_rules preview -allowed "A-Za-z0-9_" -target.bus.naming.sty
le "7.s_7,d_"
28 bus_dimension_separator_style =
29 /* Preview man. page says set the verilogout_single_bit = true, but to
30 get the sram cells to work you may need false. */
31 verilogout_single_bit = "false"
32 /*suppress_errors = "HDL-180 HDL-93 HDL-405"*/
33
34
35 company = "RCIM, U of W"







43 target.library = {slow.db tpz973gwc.db hdss2_256x32cm4.db hdss2_538x32 
cm4.db>
44
45 analyze -format verilog -lib WORK {"../misc.v"}
46 analyze -format verilog -lib WORK {"../fc-code.v"}
47 analyze -format verilog -lib WORK {"../fc-portrx.v"}
48 analyze -format verilog -lib WORK {"../fc-porttx.v">
49 analyze -format verilog -lib WORK {"../fc-txqueue.v"}
50 analyze -format verilog -lib WORK {"../FC-l.v"}
51 analyze -format verilog -lib WORK {"../fc-top_10_wrapper.v">
52
53 sh rm elab.log
54
55 elaborate fc.node -arch "verilog" -lib WORK -update > elab.log
56
57 write -format db -hierarchy -output "fc_node_elab.db"




64 clock has a period of 9.41, however we will set a period of 8.469 fo
r some extra security
65 fclock has a period of 0.941 howerver we will us 0.8469
67 create.clock -name "clock" -period 8.469 -waveform { "0" "4.2345" > {
"clock" }
68 set.dont.touch.network find(clock, "clock")
69 set.clock.transition 0 clock
70
71 create.clock -name "fclock" -period 0.8469 -waveform { "0" "0.42345" }
{ "fclock" >
72 /*set_clock_skew all_clocks() -uncertainty 0.1*/
73 set.clock.skew clock -uncertainty 0.20
74 set.clock.skew fclock -uncertainty 0.10
75 set.dont.touch.network find(clock, "fclock")




81 set.driving.cell -none reset
82 set.drive 0 reset
83 set.dont.touch.network reset
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85 /
86 Setup inputs
87 s i ! * * * * * * * * * * * * * * * * * * * * * * * * * /
88 all.inputs_wo_rst_clk.link = all_inputs() - "clock" - "fclock" - "rese 
t" - "in" - "inq"
89 set_input_delay 0.16 -clock clock all_inputs_wo_rst_clk_link
90 set_input_delay 0.16 -clock fclock in
91 set_input_delay 0.16 -clock fclock inq
92 set.driving.cell -cell PDIDGZ in
93 set_driving_cell -cell PDIDGZ inq
94 set_driving_cell -cell PDIDGZ addr
95 set_driving_cell -cell PDIDGZ we
96 set_driving_cell -cell PDU24DGZ dataBus
97
98 /********* *** ***** =Jea|e5|e3|e3|es|c5)cs|cs|c
99 Setup outputs
100 **************************/
101 all_outputs_wo_link = all_outputs() - "out" - "outq"
102 set_output_delay 0.1 -clock clock all_outputs() - "out" - "outq"
103 set_output_delay 0.1 -clock fclock out
104 set_output_delay 0.1 -clock fclock outq
105 set_load load_of(tpz973gwc/PDU24DGZ/I) dataBus
106 set_load load_of(tpz973gwc/PDU24DGZ/I) out
107 set_load load_of(tpz973gwc/PDU24DGZ/I) outq
108 set_load load_of(tpz973gwc/PDU24DGZ/I) irq
109 set_load load.of(tpz973gwc/PDU24DGZ/I) berr
110 set_load load_of(tpz973gwc/PDU24DGZ/I) err
111









121 c_range = 8.469 * 0.10
122 group_path -critical_range c_range ^name clock -to clock
123 cf.range = 0.8469 * 0.10
124 group.path -critical.range cf.range -name fclock -to fclock
125





131 compile.new.optimization = true
132
133
134 /*set_max_area 35000 */
135 /*
136 compile -map.effort high
137 */
138 compile -boundary.optimization -map.effort high -auto.ungroup delay
139
140 /* fix design rules */
141 compile -map.effort high -incremental.mapping -only.design.rule
142
143 /* optimize fixed design */
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146 /* make it meet timing */
































177 set.dont.touch.network find(clock, "clock")
178 set.clock.transition 0 clock
179
180 create.clock -name "fclock" -period 0.9412 -waveform -( "0" "0.47058" }
{ "fclock" }
181 set.clock.skew clock -uncertainty 0.20
182 set.clock.skew fclock -uncertainty 0.10
183 set.dont.touch.network find(clock, "fclock")
184 set.clock.transition 0 fclock
185
186 set.driving.cell -none reset









196 compile new optimization = true
197
198
199 compile -map.effort high -area effort low -auto.ungroup delay
200
201 write -format db -hierarchy -output "fc.wrapper.compile.db"





compile -verify -verify.effort high > verify_fc_node.log
check.design > design.check.rpt 
report.timing > timing.rpt 
report.area > area.rpt 
report.hierarchy > hierarch.rpt 
report.resources > resources.rpt 
report.power > power.rpt 
report.constraints > contstraints.rpt 
write.sdf fc.node.sdf
write -format db -hierarchy -output "fc.node.compile.db" 
write -format verilog -hierarchy -output "fc.node.compile.v"
remove.design -all
read -format db fc.node.compile.db
analyze -format verilog -lib WORK {"../fc-wrapper2.v">
elaborate fc.wrapper -arch "verilog" -lib WORK -update
set_dont.touch find (cell "*_pad")
/*set_dont.touch node */
write -format db -hierarchy -output "fc.wrapper_elab.db"
/*
create.clock -name "clock" -period 9.412 -waveform { "0" "4.7058" > {
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Command file for Virage Custom Touch Memory Compiler to generate required SRAM 
blocks.
1 #----------------------------------------------------#
2 # Cover control file template
3 #----------------------------------------------------#
4
5  # _________________________________________________________________ #
6 # Plug-ins
7 #----------------------------------- #






















30 set header { memory_name NW NB CM action >
31 set header { memory_name compiler_name NW NB CM action }
32 set cfg(licensekey) analyzer
33 set cfg(generate_spice) no
34 set cfg(Freq) 500
35 set cfg(pvtl) { B 1.98 -40 Best}
36 set cfg(pvt2) { T 1.8 25 Typical}
37 set cfg(pvt3) { W 1.62 125 Worst}
38 set cfg(max_pvt_num) 3
39 set cfg(generate_verilog_netlist) no
40 set cfg(generate_frontend_gds) no
41 set cfg(generate_gds) no
42 set cfg(generate_plef) yes
43 set cfg(PR_WIDTH_AUT0) 1
44 set cfg(ipr_name) VSS
45 set cfg(generate_edif) no
46 set cfg(rom_programming) 1
47 set cfg(xpr_name) VDD
48 set cfg(ipr_metal) 1
49 set cfg(inst_char) no
50 set cfg(xpr_metal) 4
51 inst hdss2_256x32cm4 tsl8s2p22hdsb05 256 32 4 G
52 set cfg(generate_edif) no
53 set cfg(generate_verilog_netlist) yes
54 set cfg(ipr_name) VSS
55 set cfg(Freq) 500
56 set cfg(rom_programming) 1
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57 set cfg(xpr_name) VDD
58 set cfg(generate_spice) yes
59 set cfg(generate_gds) yes
60 set cfg(ipr_metal) 1
61 set cfg(pvtl) { B 1.98 -40 Best}
62 set cfg(pvt2) { T 1.8 25 Typical}
63 set cfg(pvt3) { W 1.62 125 Worst}
64 set cfg(max_pvt_num) 3
65 set cfg(generate_frontend_gds) no
66 set cfg(PR_WIDTH_AUTO) 1
67 set cfg(generate_plef) yes
68 set cfg(inst_char) no
69 set cfg(xpr_metal) 4
70 inst hdss2_538x32cm4 tsl8s2p22hdsb05 538 32 4 G
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fc-chip.io






























# Fibre Channel Chip Ring, Till Kuendiger #





Pad: vdd ring_Nl N PVDD2DGZ 
Pad: vss_ring_Nl N PVSS2DGZ
Pad: pfeed20_N01 N PFEED20 
Pad: pfeed20_N02 N PFEED20 
Pad: pfeed20_N03 N PFEED20
Pad: dataBus_0_pad N
Pad: pfeed20_N04 N PFEED20 
Pad: pfeed20_N05 N PFEED20 
Pad: pfeed20_N06 N PFEED20
Pad: dataBus_l_pad N
Pad: pfeed20_N07 N PFEED20
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pfeed20_A10 N PFEED20 






N25 N PFEED20 






N28 N PFEED20 






N31 N PFEED20 








N34 N PFEED20 
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pfeed20_N38 N PFEED20 
pfeed20_N39 N PFEED20
dataBus_ll_pad N
pfeed20_N40 N PFEED20 
pfeed20_N41 N PFEED20 
pfeed20_N42 N PFEED20
dataBus_12_pad N
pfeed20 N43 N PFEED20 
pfeed20 N44 N PFEED20 
pfeed20_N45 N PFEED20
dataBus_13_pad N
pfeed20_N46 N PFEED20 
pfeed20_N47 N PFEED20 
pfeed20_N48 N PFEED20
vdd_ring_N2 N PVDD2DGZ 
vss_ring_N2 N PVSS2DGZ
vdd_core_Wl W PVDD1DGZ 
vss_core_Wl W PVSS1DGZ
pfeed20_W01 W PFEED20 






W04 W PFEED20 






W07 W PFEED20 






W10 W PFEED20 






.W13 W PFEED20 






W16 W PFEED20 
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pfeed20_W19 W PFEED20 
pfeed20 W20 W PFEED20 
pfeed20_W21 W PFEED20
dataBus_20_pad W
pfeed20_W22 W PFEED20 
pfeed20_W23 W PFEED20 
pfeed20_W24 W PFEED20
vdd_ring_Wl W PVDD2DGZ
pfeed20_A7 W PFEED20 
pfeed20_A8 W PFEED20 
pfeed20_A9 W PFEED20
vss_ring_Wl W PVSS2DGZ
pfeed20_W25 W PFEED20 
pfeed20_W26 W PFEED20 
pfeed20_W27 W PFEED20
dataBus_21_pad W
pfeed20_W28 W PFEED20 
pfeed20_W29 W PFEED20 
pfeed20_W30 W PFEED20
dataBus_22_pad W
pfeed20_W31 W PFEED20 
pfeed20_W32 W PFEED20 
pfeed20_W33 W PFEED20
dataBus_23_pad W
pfeed20_W34 W PFEED20 
pfeed20_W35 W PFEED20 
pfeed20_W36 W PFEED20
dataBus_24_pad W
pfeed20_W37 W PFEED20 
pfeed20_W38 W PFEED20 
pfeed20_W39 W PFEED20
dataBus_25_pad W
pfeed20_W40 W PFEED20 
pfeed20_W41 W PFEED20 
pfeed20_W42 W PFEED20
dataBus_26_pad W
pfeed20_W43 W PFEED20 
pfeed20_W44 W PFEED20 
pfeed20_W45 W PFEED20
dataBus_27_pad W
pfeed20 W46 W PFEED20 
pfeed20_W47 W PFEED20 
pfeed20_W48 W PFEED20
vdd_core_W2 W PVDD1DGZ 
vss_core_W2 W PVSS1DGZ
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vdd_ring_Sl S PVDD2DGZ 
vss_ring_Sl S PVSS2DGZ
pfeed20_S01 S PFEED20 
pfeed20 S02 S PFEED20 
pfeed20_S03 S PFEED20
dataBus_28_pad S
pfeed20_S04 S PFEED20 
pfeed20_S05 S PFEED20 
pfeed20_S06 S PFEED20
dataBus_29_pad S
pfeed20_S07 S PFEED20 
pfeed20_S08 S PFEED20 
pfeed20_S09 S PFEED20
dataBus_30_pad S
pfeed20 S10 S PFEED20 








































































































pfeed20_A4 S PFEED20 




Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.














































































































pfeed20_S28 S PFEED20 
pfeed20_S29 S PFEED20 
pfeed20_S30 S PFEED20
addr_4_pad S
pfeed20_S31 S PFEED20 
pfeed20 S32 S PFEED20 
pfeed20_S41 S PFEED20
addr_5_pad S
pfeed20_S42 S PFEED20 
pfeed20_S43 S PFEED20 
pfeed20_S44 S PFEED20
addr_6_pad S
pfeed20_S33 S PFEED20 
pfeed20_S34 S PFEED20 
pfeed20_S35 S PFEED20
addr_7_pad S
pfeed20 S36 S PFEED20 
pfeed20_S37 S PFEED20 
pfeed20_S38 S PFEED20
addr_8_pad S
pfeed20_S39 S PFEED20 









vdd_ring_S2 S PVDD2DGZ 
vss_ring_S2 S PVSS2DGZ
vdd_core_El E PVDD1DGZ 
vss_core_El E PVSS1DGZ
pfeed20_E01 E PFEED20 
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357 Pad: pfeed20_E10 E PFEED20
358 Pad: pfeed20_Ell E PFEED20
359 Pad: pfeed20_E12 E PFEED20
360
361 Pad: in_pad E
362
363 Pad: pfeed20 E13 E PFEED20
364 Pad: pfeed20_E14 E PFEED20
365 Pad: pfeed20_E15 E PFEED20
366
367 Pad: inq_pad E
368
369 Pad: pfeed20_E16 E PFEED20
370 Pad: pfeed20 E17 E PFEED20
371 Pad: pfeed20 E18 E PFEED20
372
373 Pad: out_pad E
374
375 Pad: pfeed20_E19 E PFEED20
376 Pad: pfeed20 E20 E PFEED20
377 Pad: pfeed20_E21 E PFEED20
378
379 Pad: outq_pad E
380
381 Pad: pfeed20_E22 E PFEED20
382 Pad: pfeed20_E23 E PFEED20
383 Pad: pfeed20_E24 E PFEED20
384
385 Pad: vdd.ring El E PVDD2DGZ
386
387 Pad: pfeed20 A1 E PFEED20
388 Pad: pfeed20_A2 E PFEED20
389 Pad: pfeed20_A3 E PFEED20
390
391 Pad: vss_ring_El E PVSS2DGZ
392
393 Pad: pfeed20_E25 E PFEED20
394 Pad: pfeed20 E26 E PFEED20
395 Pad: pfeed20 E27 E PFEED20
396
397 Pad: clock_pad E
398
399 Pad: pfeed20_E28 E PFEED20
400 Pad: pfeed20_E29 E PFEED20
401 Pad: pfeed20 E30 E PFEED20
402
403 Pad: fclock_pad E
404
405 Pad: pfeed20 E31 E PFEED20
406 Pad: pfeed20_E32 E PFEED20
407 Pad: pfeed20_E33 E PFEED20
408
409 Pad: reset_pad E
410
411 Pad: pfeed20_E34 E PFEED20
412 Pad: pfeed20 E35 E PFEED20
413 Pad: pfeed20_E36 E PFEED20
414
415 Pad: err_pad E
416
417 Pad: pfeed20_E37 E PFEED20
418 Pad: pfeed20_E38 E PFEED20
419 Pad: pfeed20_E39 E PFEED20
420
421 Pad: berr_pad E
422
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br corner SE PCORNEKDG 
bl_corner SW PCORNERDG 
TL.corner NW PCORNERDG 
tr.corner NE PCORNERDG
encounter.cm d
This is the command file for Cadence SoC Encounter physical synthezis.






7 trialRoute -maxRouteLayer 6
8 setDrawMode place
9 deleteAHPartitions
10 commitPartition -timingShell -fullTriallPO -max -verify
11 checkPinAssignment
12 setFPlanRowSpacingAndType 1.12 2
13 floorPlan -b 0.0 0.0 2290.0 2290.0 235.0 235.0 2055.0 2055.0 315.48 31 
5.28 1975.0 1972.32
14 modulePlace -effort m -fixedCore 1659.52 1657.04 -solutionCount 3 -hal 
o 50.0 -minAR 0.5 -maxAR 2.0 -solFilePrefix mp
15 modulePlace -effort m -fixedCore 1659.52 1657.04 -placeBlocksInModule 
-solutionCount 1 -halo 50.0 -minAR 0.5 -maxAR 2.0 -solFilePrefix mp
16 selectObject Module core
17 setBlockPlacementStatus -name { core/node/port/rxbuf/rxbuf2/ram538 cor 
e/node/port/rxbuf/rxbufl/ram538 core/node/port/tqueue/sendCache/ram256 core/node 
/port/tqueue/txBuffer/ram538 > -status preplaced
18 saveDesign /home/vlsi/kuendig/Thesis/src/encounter6/fc_chip.enc
19 clearGlobalNets
20 globalNetConnect VDD -type pgpin -pin VDD -inst *
21 globalNetConnect VSS -type pgpin -pin VSS -inst *
22 addRing -spacing_bottom 5 -width_left 30 -width_bottom 30 -width_top 3
0 -spacing.top 5 -layer.bottom metal5 -stacked_via_top_layer metal6 -width_right
30 -around core -jog.distance 0.66 -offset.bottom 5 -layer_top metal5 -threshol
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d 0.66 -offset_left 5 -spacing.right 5 -spacing.left 5 -offset_right 5 -offset_t 
op 5 -layer_right metal4 -nets {VSS VDD > -follow io -stacked_via_bottom_layer m 
etall -layer_left metal4
23 addRing -spacing_bottom 0.46 -width_left 8.68 -width.bottom 8.68 -widt 
h_top 8.68 -spacing_top 0.46 -layer.bottom metal5 -stacked_via_top_layer metal6 
-width.right 8.68 -around each.block -iog.distance 0.66 -offset.bottom 0.46 -lay 
er.top metal5 -threshold 0.66 -offset.left 0.46 -spacing.right 0.46 -spacing.lef 
t 0.46 -type block.rings -offset.right 0.46 -offset.top 0.46 -layer.right metal4
-nets {VSS VDD > -stacked_via_bottom_layer metall -layer.left metal4
24 getNormOpVoltage hdss2_538x32cm4_lib
25 deletePowerDomain
26 createPowerDomain pwr -timinglibs {hdss2_538x32cm4_lib vst_nl8_sc_tsm_ 
e4_typ hdss2_256x32cm4_lib} -minGaps 0.0 0.0 0.0 0.0 -rsExts 0.0 0.0 0.0 0.0
27 modifyPowerDomainMember pwr -instances core -power {(VDD: VDD)} -groun 
d {(VSS: VSS)}
28 modifyPowerDomainMember pwr -instances vss_core_El -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
29 modifyPowerDomainMember pwr -instances vss_core_E2 -power {(VDD: VDD)}
-ground {(VSS: VSS)}
30 modifyPowerDomainMember pwr -instances vdd_core_El -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
31 modifyPowerDomainMember pwr -instances vdd_core_E2 -power {(VDD: VDD)}
-ground {(VSS: VSS)}
32 modifyPowerDomainMember pwr -instances vdd_core_Sl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
33 modifyPowerDomainMember pwr -instances vss_core_Sl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
34 modifyPowerDomainMember pwr -instances vss_core_Nl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
35 modifyPowerDomainMember pwr -instances vdd_core_Nl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
36 modifyPowerDomainMember pwr -instances vdd_core_Wl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
37 modifyPowerDomainMember pwr -instances vdd_core_W2 -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
38 modifyPowerDomainMember pwr -instances vss_core_W2 -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
39 modifyPowerDomainMember pwr -instances vss_core_Wl -power {(VDD: VDD)} 
-ground {(VSS: VSS)}
40 addStripe -set_to_set_distance 50 -switch_layer_for.blockring 1 -stack 
ed_via_top_layer metal6 -jog_to_align 1 -jog_to_connect 1 -spacing 0.46 -merge.s 
tripes.value 0.66 -layer metal4 -width 2 -switch_layer_for.padcorering 1 -nets { 
VSS VDD } -break_stripes_at_block_rings 1 -stacked_via_bottom_layer metall
41 amoebaPlace -slow -timingdriven
42 checkPlace
43 savePlace fc.chip.place
44 trialRoute -maxRouteLayer 6
45 extractRC -outfile fc.chip.cap
46 refinePlace
47 saveDesign /home/vlsi/kuendig/Thesis/src/encounter6/fc_chip_placed.enc
48 trialRoute -maxRouteLayer 6 -highEffort -guide fc.chip.guide
49 extractRC -outfile fc.chip.cap
50 rcOut -setload fc.chip.setload
51 rcOut -setres fc.chip.setres
52 rcOut -spf fc.chip.spf
53 rcOut -spef fc.chip.spef
54 delayCal -sdf fc.chip.sdf -idealclock
55 specifyClockTree -clkfile fc.chip.ctstch
56 createSaveDir fc_chip_cts
57 checkUnique
58 ckSynthesis -rguide fc_chip_cts/fc_chip_cts.guide -report fc_chip_cts/
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fc_chip_cts.ctsrpt -macromodel fc_chip_cts/fc_chip_cts.ctsmdl -forceReconvergent





64 reportClockTree -report fc_chip.ctsrpt
65 displayClockPhaseDelay -preRoute
66 clearClockDisplay
67 getNanoRouteMode -quiet routeSiEffort
68 getNanoRouteMode -quiet
69 trialRoute -maxRouteLayer 6 -highEffort -guide fc_chip.guide
70 extractRC -outfile fc_chip.cap
71 rcOut -setload fc_chip.setload
72 rcOut -setres fc_chip.setres
73 rcOut -spf fc_chip.spf
74 rcOut -spef fc_chip.spef
75 getNanoRouteMode -quiet routeSiEffort
76 getNanoRouteMode -quiet
77 sroute -secondaryStopSCPin noDRC -blockPin { boundaryPins } -jogContro 
1 { preferWithChanges differentLayer >
78 saveDesign /home/vlsi/kuendig/Thesis/src/encounter6/fc_chip_sroute.enc
79 extractRC -outfile fc_chip.cap
80 rcOut -setload fc_chip.setload
81 rcOut -setres fc_chip.setres
82 rcOut -spf fc_chip.spf
83 rcOut -spef fc_chip.spef
84 getNanoRouteMode -quiet routeSiEffort
85 getNanoRouteMode -quiet
86 setNanoRouteMode -quiet drouteFixAntenna true
87 setNanoRouteMode -quiet routelnsertAntennaDiode false
88 setNanoRouteMode -quiet routeAntennaCellName default
89 setNanoRouteMode -quiet routeWithTimingDriven true
90 setNanoRouteMode -quiet routeWithTimingOpt false
91 setNanoRouteMode -quiet routeWithEco false
92 setNanoRouteMode -quiet optimizeBi false
93 setNanoRouteMode -quiet optimizeGs false
94 setNanoRouteMode -quiet optimizeFixSetupTime true
95 setNanoRouteMode -quiet optimizeTargetSetupSlack 0.000000
96 setNanoRouteMode -quiet optimizeFixMaxCap false
97 setNanoRouteMode -quiet optimizeFixHoldTime false
98 setNanoRouteMode -quiet optimizeTargetHoldSlack 0.000000
99 setNanoRouteMode -quiet optimizeFixMaxTran false
100 setNanoRouteMode -quiet optimizeDontUseCellFile default
101 setNanoRouteMode -quiet routeWithSiDriven false
102 setNanoRouteMode -quiet routeSiEffort { { »
103 setNanoRouteMode -quiet siNoiseCTotalThreshold 0.050000
104 setNanoRouteMode -quiet siNoiseCouplingCapThreshold 0.005000
105 setNanoRouteMode -quiet routeWithSiPostRouteFix false
106 setNanoRouteMode -quiet drouteAutoStop true
107 setNanoRouteMode -quiet routeSelectedNetOnly false
108 setNanoRouteMode -quiet drouteStartlteration default
109 setNanoRouteMode -quiet envNumberProcessor 1
110 setNanoRouteMode -quiet routeTopRoutingLayer default
111 setNanoRouteMode -quiet drouteEndlteration default








120 extractRC -outfile fc_chip.cap
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121 rcOut -setload fc_chip.setload
122 rcOut -setres fc_chip.setres
123 rcOut -spf fc_chip.spf
124 rcOut -spef fc_chip.spef
125 delayCal -sdf fc_chip.sdf -idealclock
126 setOpCond -Q
127 setAnalysisMode -setup -async -skew -clockTree
128 buildTimingGraph
129 reportTA -summary -outfile fc_chip.slk
130 reportTA -outfile fc_chip.tarpt -max_points 50
131 saveDesign /home/vlsi/kuendig/Thesis/src/encounter6/fc_chip_route.enc
132 setOpCond O
133 setAnalysisMode -hold -async -skew -clockTree
134 buildTimingGraph
135 reportTA -summary -outfile fc_chip.slk
136 reportTA -outfile fc_chip.tarpt -max_points 50
137 verifyConnectivity -type all -error 1000 -warning 50
138 getNanoRouteMode -quiet routeSiEffort
139 getNanoRouteMode -quiet
140 setNanoRouteMode -quiet drouteFixAntenna true
141 setNanoRouteMode -quiet routelnsertAntennaDiode false
142 setNanoRouteMode -quiet routeAntennaCellName default
143 setNanoRouteMode -quiet routeWithTimingDriven true
144 setNanoRouteMode -quiet routeWithTimingOpt true
145 setNanoRouteMode -quiet routeWithEco false
146 setNanoRouteMode -quiet optimizeBi true
147 setNanoRouteMode -quiet optimizeGs true
148 setNanoRouteMode -quiet optimizeFixSetupTime true
149 setNanoRouteMode -quiet optimizeTargetSetupSlack 0.000000
150 setNanoRouteMode -quiet optimizeFixMaxCap true
151 setNanoRouteMode -quiet optimizeFixHoldTime true
152 setNanoRouteMode -quiet optimizeTargetHoldSlack 0.000000
153 setNanoRouteMode -quiet optimizeFixMaxTran true
154 setNanoRouteMode -quiet optimizeDontUseCellFile default
155 setNanoRouteMode -quiet routeWithSiDriven false
156 setNanoRouteMode -quiet routeSiEffort {{{}}}
157 setNanoRouteMode -quiet siNoiseCTotalThreshold 0.050000
158 setNanoRouteMode -quiet siNoiseCouplingCapThreshold 0.005000
159 setNanoRouteMode -quiet routeWithSiPostRouteFix false
160 setNanoRouteMode -quiet drouteAutoStop true
161 setNanoRouteMode -quiet routeSelectedNetOnly false
162 setNanoRouteMode -quiet drouteStartlteration default
163 setNanoRouteMode -quiet envNumberProcessor 1
164 setNanoRouteMode -quiet routeTopRoutingLayer default
165 setNanoRouteMode -quiet drouteEndlteration default
166 setNanoRouteMode -quiet timingEngine Nano
167 cleanupDetailRC
168 setNanoRouteMode -quiet drouteFixAntenna true
169 setNanoRouteMode -quiet routelnsertAntennaDiode false
170 setNanoRouteMode -quiet routeAntennaCellName default
171 setNanoRouteMode -quiet routeWithTimingDriven true
172 setNanoRouteMode -quiet routeWithTimingOpt false
173 setNanoRouteMode -quiet routeWithEco false
174 setNanoRouteMode -quiet optimizeBi true
175 setNanoRouteMode -quiet optimizeGs true
176 setNanoRouteMode -quiet optimizeFixSetupTime true
177 setNanoRouteMode -quiet optimizeTargetSetupSlack 0.000000
178 setNanoRouteMode -quiet optimizeFixMaxCap true
179 setNanoRouteMode -quiet optimizeFixHoldTime true
180 setNanoRouteMode -quiet optimizeTargetHoldSlack 0.000000
181 setNanoRouteMode -quiet optimizeFixMaxTran true
182 setNanoRouteMode -quiet optimizeDontUseCellFile default
183 setNanoRouteMode -quiet routeWithSiDriven true
184 setNanoRouteMode -quiet routeSiEffort {{{}}}
185 setNanoRouteMode -quiet siNoiseCTotalThreshold 0.050000
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186 setNanoRouteMode -quiet siNoiseCouplingCapThreshold 0.005000
187 setNanoRouteMode -quiet routeWithSiPostRouteFix false
188 setNanoRouteMode -quiet drouteAutoStop true
189 setNanoRouteMode -quiet routeSelectedNetOnly false
190 setNanoRouteMode -quiet drouteStartlteration default
191 setNanoRouteMode -quiet envNumberProcessor 1
192 setNanoRouteMode -quiet routeTopRoutingLayer default
193 setNanoRouteMode -quiet drouteEndlteration default








202 verifyConnectivity -type all -error 1000 -warning 50
203 clearDrc
204 verifyProcessAntenna -reportfile fc_chip.antenna.rpt -leffile fc_chip. 
antenna.lef -detailed -error 1000
205 findCoreFillerCells
206 addFiller -cell FILL1 -prefix FILLER
207 saveDesign /home/vlsi/kuendig/Thesis/src/encounter6/fc_chip_filled.enc
208 verifyGeometry
209 getNanoRouteMode -quiet routeSiEffort
210 getNanoRouteMode -quiet
211 updatePower -totalPower 160 -mode floorplan -reportlnstancePower insta 
nee.power VDD VSS
212 saveNetlist fc_chip.v
213 extractRC -outfile fc_chip.cap
214 delayCal -sdf fc_chip.sdf
215 setOpCond {}
216 setAnalysisMode -setup -async -skew -clockTree
217 buildTimingGraph
218 reportTA -summary -outfile fc_chip.slk
219 reportTA -outfile fc_chip.tarpt -max_points 50
220 updatePower -irDropAnalysis average -postCTS -toggleFile -report repor 
t.power -reportlnstancePower instance.power -mode floorplan VDD VSS
221 updatePower -totalPower 160 -mode layout -reportlnstancePower instance 
.power VDD VSS
222 updatePower -noRailAnalysis -postCTS -toggleFile -report report.power 
-reportlnstancePower instance.power VDD VSS
223 updatePower -irDropAnalysis average -ved ../simvision.ved -vcdTop fc_c 
hip -start 0.0 -reportlnstancePower instance.power -timeUnit ps -mode floorplan 
VDD VSS
224 saveBlackBox -all -5.3
225 runLibGen -groundPinList {VSS 0} -genPortPowerView -powerPinList {VDD 
1 .8}
226 runLibGen -groundPinList {VSS 0} -genPortPowerView -libraryName volta 
geStrom.lef -powerPinList {VDD 1.8}
227 runVStorm
228 updatePower -totalPower 160 -mode layout -reportlnstancePower instance 
.power VDD VSS
229 saveToggleProbability -outfile /home/vlsi/kuendig/Thesis/src/encounter
6/fc_chip.tg {clock 118.078 0.200} {fclock 1180.777 0.200}
230 autoFetchDCSources VDD
231 updatePower -noRailAnalysis -postCTS -toggleFile fc_chip.tg -report re 
port.power -reportlnstancePower instance.power VDD VSS
232 displayMacroISourceLoc VDD
233 saveToggleProbability -outfile /home/vlsi/kuendig/Thesis/src/encounter
6/fc_chip.tg {fclock 1180.777 0.500} {clock 118.078 0.200}
234 updatePower -noRailAnalysis -postCTS -toggleFile fc_chip.tg -report re 
port.power -expectedPower 160 -reportlnstancePower instance.power VDD VSS
235 autoFetchDCSources VDD
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236 savePadLocation -outfile /home/vlsi/kuendig/Thesis/src/encounter6/fc_c 
hip.vdd.pp
237 updatePower -irDropAnalysis average -postCTS -toggleFile fc_chip.tg -p 
ad fc_chip_vdd.pp -report report.power -reportlnstanceVoltage voltage.power -rep 
ortlnstancePower instance.power -mode layout VDD
238
fc-chip.conf
This is the import configuration file for Soc Encoutner.
1 ################################################
2 #  #




7 set cwd /home/vlsi/kuendig/Thesis/src/encounter6
8 set rda.Input(import.mode) {-treatUndefinedCellAsBbox 0 -verticalRow 0
-keepEmptyModule 0}
9 set rda_Input(ui_netlist) "../synopsys_vst_wc_final/fc_wrapper_compile
. v"
10 set rda_Input(ui_netlisttype) {Verilog}
11 set rda_Input(ui_ilmlist) {}
12 set rda_Input(ui_settop) {1}
13 set rda_Input(ui_topcell) {fc_chip>
14 set rda_Input(ui_celllib) {}
15 set rda_Input(ui_iolib) O
16 set rda_Input(ui_areaiolib) {}
17 set rda_Input(ui_blklib) {}
18 set rda_Input(ui_kboxlib) {>
19 set rda_Input(ui_gds_file) {>
20 set rda_Input(ui_timelib,min) {>
21 set rda_Input(ui_timelib,max) {}
22 set rda.Input(ui.timelib) "../syn/tpz973gbc.lib ../syn/vst_nl8_sc_tsm_
c4_typ.lib ../hdss2_256x32cm4/Typical/hdss2_256x32cm4.1ib ../hdss2_538x32cm4/Typ 
ical/hdss2_538x32cm4.lib"
23 set rda_Input(ui_smodDef) O
24 set rda_Input(ui_smodData) {>
25 set rda_Input(ui_dpath) {}
26 set rda_Input(ui_tech_file) {}
27 set rda_Input(ui_io_file) "fc-chip.io"
28 set rda_Input(ui_timingcon_file) "../synopsys_vst_wc_final/fc_wrapper.
tel"
29 set rda_Input(ui_latency_file) {}
30 set rda_Input(ui_scheduling_file) {}
31 set rda_Input(ui_buf.footprint) {BUFD1}
32 set rda_Input(ui_delay_footprint) {}
33 set rda.Input(ui.inv.footprint) {INVD1}
34 set rda_Input(ui_leffile) "../Ief/vsl8tech.lef ../Ief/vst_nl8_antenna.
lef ../Ief/tpz973g_61m.lef ../lef/antenna_6.lef ../lef/hdss2_256x32cm4.plef ../l 
ef/hdss2_538x32cm4.plef"
35 set rda.Input(ui.core.cntl) {aspect}
36 set rda_Input(ui_aspect.ratio) {1.0}
37 set rda.Input(ui.core.util) {0.7}
38 set rda.Input(ui.core.height) {}
39 set rda.Input(ui.core.width) {}
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40 set rda_Input(ui_core_to_left) {80}
41 set rda_Input(ui_core_to_right) {80}
42 set rda.Input(ui_core_to_top) {80}
43 set rda.Input(ui_core_to_bottom) {80}
44 set rda_Input(ui_max_io_height) {0}
45 set rda.Input(ui.row.height) {}
46 set rda.Input(ui.isHorTrackHalfPitch) {0}
47 set rda.Input(ui.isVerTrackHalfPitch) {1}
48 set rda.Input(ui.ioOri) {RO}
49 set rda.Input(ui.isOrigCenter) {0}
50 set rda.Input(ui_exc.net) {}
51 set rda.Input(ui.delay.limit) {1000}
52 set rda.Input(ui.net.delay) {1000.Ops}
53 set rda.Input(ui.net.load) {0.5pf}
54 set rda.Input(ui.in.tran.delay) {120.Ops}
55 set rda.Input(ui.captbl.file) {}
56 set rda_Input(ui_defcap_scale) {1.0}
57 set rda.Input(ui.detcap.scale) {1.0}
58 set rda_Input(ui_xcap_scale) {1.0}
59 set rda.Input(ui.res.scale) {1.0}
60 set rda.Input(ui.shr.scale) {1.0}
61 set rda.Input(ui.time.unit) {none}
62 set rda_Input(ui_cap_unit) {}
63 set rda.Input(ui.oa.reflib) {}
64 set rda.Input(ui.oa.abstractname) {}
65 set rda.Input(ui.sigstormlib) {}
66 set rda.Input(ui.cdb.file) {}
67 set rda_Input(ui_echo_file) {}
68 set rda.Input(ui.xilm.file) {}
69 set rda.Input(ui.qxtech.file) {}
70 set rda.Input(ui.qxlib.file) {}
71 set rda_Input(ui_qxconf_file) {}
72 set rda.Input(ui.pwrnet) {VDD}
73 set rda.Input(ui.gndnet) {VSS}
74 set rda.Input(flip.first) {1}
75 set rda.Input(double.back) {1}
76 set rda.Input(assign.buffer) {0}
77 set rda.Input(ui.pg.connections) ""
78 set rda.Input(ui.gen.footprint) {1}
nrz.data.va
This is Verilog-A code for generating an OLS bit stream for SpectreS simulation.





6  m o d u l e  N R Z _ d a t a _ 2 ( o u t ) ;
7 output out;
8 electrical out;
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14 if($abstime >= 1.88n) x=l.8;
15 if($abstime >= 6.58n) x=0.0;
16 if($abstime >= 7.52n) x=1.8;
17 if($abstime >= 8.46n) x=0.0;
18 if($abstime >= 9.40n) x=l.8;
19 if($abstime >= 10.34n) x=0.0
20 if($abstime >= 11.28n) x=l.8
21 if($abstime >=12.22n) x=0.0;
22 if ($abstime >=13.16n) x=1.8;
23 if($abstime >=14.In) x=0.0;
24 if($abstime >=15.04n) x=l.8;
25 if($abstime >=16.92n) x=0.0;
26 if(labstime >=17.86n) x=l.8;
27 if($abstime >=19.74n) x=0.0;
28 if($abstime >=20.68n) x=l.8;
29 if($abstime >=21.62n) x=0.0;
30 if($abstime >=22.56n) x=1.8;
31 if($abstime >=23.5n) x=0.0;
32 if($abstime >=24.44n) x=1.8;
33 if($abstime >=25.38n) x=0.0;
34 if($abstime >=26.32n) x=1.8;
35 if($abstime >=27.26n) x=0.0;
36 if($abstime >=28.2n) x=1.8;
37 if($abstime >=29.14n) x=0.0;
38 if($abstime >=30.12n) x=l.8;
39 if($abstime >=31.08n) x=0.0;
40 if($abstime >=31.96n) x=l.8;
41 if($abstime >=32.9n) x=0.0;
42 if($abstime >=33.84n) x=l.8;
43 if($abstime >=34.78n) x=0.0;
44 if($abstime >=35.72n) x=l.8;
45 if($abstime >=36.66n) x=0.0:
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Software Summary
The software used in this Thesis.
C adence D esign  S ystem s, Inc :
Cadence Custom IC Design Tools 5.0.33USR2.34.8




NanoRoute U ltra Version v02.01-s501.013 NR040413-1055/USR18-UB 
PKS_shell v05.13-s022+8
Synopsys Inc. :
Design Compiler U ltra Version V-2004.06-SP1 
Design Ware Foundations V-2004.06-SP1
Sun M icrosystem s Inc. :
SunOS 5.8 Generic_117350-15
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